CS8406 Cirrus Logic, CS8406 Datasheet - Page 32
![no-image](/images/no-image-200.jpg)
CS8406
Manufacturer Part Number
CS8406
Description
192 KHZ DIGITAL AUDIO INTERFACE TRANSMITTER
Manufacturer
Cirrus Logic
Datasheet
1.CS8406.pdf
(43 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8406-CSZ
Manufacturer:
CIRRUS
Quantity:
351
Part Number:
CS8406-CSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8406-CZ
Manufacturer:
AD
Quantity:
1 433
Company:
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
2 257
Company:
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
10
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8406-CZZR
Manufacturer:
KINGBRIGHT
Quantity:
2 000
Part Number:
CS8406-DSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8406-DZZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8406CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
32
10.HARDWARE MODE
The CS8406 has a hardware mode that allows the use of the device without a microcontroller.
Hardware mode is selected by connecting the H/S pin to VL. The flexibility of the CS8406 is nec-
essarily limited in hardware mode. Various pins change function as described in the hardware
mode pin description section.
The hardware mode data flow is shown in Figure 12. Audio data is input through the serial audio
input port and routed to the AES3 transmitter.
10.1 Channel Status, User and Validity Data
The transmitted channel status, user and validity data can be input in two methods, determined
by the state of the CEN pin. Mode A is selected when the CEN pin is low. In mode A, the user bit
data and the validity bit are input through the U and V pins, clocked by both edges of ILRCK. The
channel status data is derived from the state of the COPY/C, ORIG, EMPH, and AUDIO pins.
Table 2 shows how the COPY/C and ORIG pins map to channel status bits. In consumer mode,
the transmitted category code is set to General (00h).
Mode B is selected when the CEN pin is high. In mode B, the channel status, user data bits and
the validity bit are input serially through the COPY/C, U and V pins. Data is clocked into these
pins at both edges of ILRCK. Figure 8 shows the timing requirements.
ILRCK
ISCLK
SDIN
Power supply pins are omitted from this diagram.
Please refer to the Typical Connection Diagram for hook-up details.
APMS
SFMT1 SFMT0
Serial
Audio
Input
RST
Figure 12. Hardware Mode Data Flow
VL
H/S
COPY/C ORIG EMPH AUDIO
C, U, V Data Buffer
Output
Clock
Source
AES3
Encoder
& Tx
OMCK
TCBLD
TXP
TXN
CEN
U
V
TCBL
CS8406
DS580F1