AD5405YCP-REEL7 Analog Devices, AD5405YCP-REEL7 Datasheet - Page 17

• Manufacturer Part Number: AD5405YCP-REEL7
• Description: Dual 12-Bit/ High Bandwidth/ Multiplying DAC with 4-Quadrant Resistors and Parallel Interface
• Manufacturer: Analog Devices

Table 7. Suitable ADI Precision References Recommended for Use with AD5405 DACs
Reference
ADR01
ADR02
ADR03
ADR425
Table 8. Precision ADI Op Amps Suitable for Use with AD5405 DACs
Part No.
OP97
OP1177
AD8551
Table 9. High Speed ADI Op Amps Suitable for Use with AD5405 DACs
Part No.
AD8065
AD8021
AD8038
PARALLEL INTERFACE
Data is loaded to the AD5405 in the format of a 12-bit parallel
word. Control lines CS and R/ W allow data to be written to or
read from the DAC register. A write event takes place when CS
and R/ W are brought low, data available on the data lines fills
the shift register, and the rising edge of CS latches the data and
transfers the latched data word to the DAC register. The DAC
latches are not transparent, thus a write sequence must consist
of a falling and rising edge on CS to ensure data is loaded to the
DAC register and its analog equivalent reflected on the DAC
output. A read event takes place when R/ W is held high and CS
is brought low. Data is loaded from the DAC register back to the
input register and out onto the data line where it can be read
back to the controller for verification or diagnostic purposes.
The input and DAC registers of these devices are not trans-
parent, so a falling and rising edge of CS is required to load
each data-word.
MICROPROCESSOR INTERFACING
The AD5405 can be interfaced to a variety of 16-bit micro-
controllers or DSP processors. Figure 38 shows the AD5405
DAC interfaced to a generic 16-bit microcontroller/DSP
processor. Microprocessor interfacing to this family of DAC is
via a data bus that uses a standard protocol compatible with
microcontrollers and DSP processors. The address decoder
selects DAC A or DAC B and also to loads parallel data to the
input latch or to read data from the DAC using an AND gate.
Max Supply Voltage V
±12
±12
±5
Max Supply Voltage V
±20
±18
+6
Output Voltage
10 V
5 V
2.5 V
5 V
Initial Tolerance
0.1%
0.1%
0.2%
0.04%
V
1500
1000
3000
OS
(max) µV
V
25
60
5
OS
(max) µV
Rev. 0 | Page 17 of 24
Temperature Drift
3 ppm/°C
3 ppm/°C
3 ppm/°C
3 ppm/°C
I
0.01
1000
0.75
B
(max) nA
PCB LAYOUT AND POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful consider-
ation of the power supply and ground return layout helps to
ensure the rated performance. The printed circuit board on
which the AD5405 is mounted should be designed so that the
analog and digital sections are separated, and confined to
certain areas of the board. If the DAC is in a system where
multiple devices require an AGND-to-DGND connection, the
connection should be made at one point only. The star ground
point should be established as close as possible to the device.
*ADDITIONAL PINS OMITTED FOR CLARITY
MICRO/DSP*
DB0 TO DB11
A0 TO AX
I
0.1
2
0.05
B
WR
(max) nA
0.1 Hz to 10 Hz noise
20 µV p-p
10 µV p-p
10 µV p-p
3.4 µV p-p
Figure 38. AD54xx to Parallel Interface
ADDRESS
DECODER
BW @ A
145
200
350
A + 1
ADDRESS BUS
A
DATA BUS
CL
MHz
GBP MHz
0.9
1.3
1.5
Package
SC70, TSOT, SOIC
SC70, TSOT, SOIC
SC70, TSOT, SOIC
MSOP, SOIC
Slew Rate V/µs
180
100
425
Slew Rate V/µs
0.2
0.7
0.4
DAC A/B
CS
WR
DB0 TO DB11
AD54xx*
AD5405