RM5231A-350-H PMC-Sierra Inc, RM5231A-350-H Datasheet - Page 19

• Manufacturer Part Number: RM5231A-350-H
• Description: RM5231A Microprocessor with 32-Bit System Bus Data Sheet Preliminary
• Manufacturer: PMC-Sierra Inc

Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002174, Issue 2
3.14 Joint TLB
Figure 5 shows the address space layout for 32-bit operation.
Figure 5
For fast virtual-to-physical address translation, the RM5231A uses a large, fully associative TLB
that maps 96 virtual pages to their corresponding physical addresses. As indicated by its name, the
joint TLB (JTLB) is used for both instruction and data translations. The JTLB is organized as 48
pairs of even-odd entries, and maps a virtual address and address space identifier into the large, 64
GB physical address space.
Two mechanisms are provided to assist in controlling the amount of mapped space and the
replacement characteristics of various memory regions. First, the page size can be configured, on a
per-entry basis, to use page sizes in the range of 4 KB to 16 MB (in multiples of 4). The CP0 Page
Mask register is loaded with the desired page size of a mapping, and that size is stored into the
TLB along with the virtual address when a new entry is written. Thus, operating systems can
create special purpose maps; for example, an entire frame buffer can be memory mapped using
only one TLB entry.
The second mechanism controls the replacement algorithm when a TLB miss occurs. The
RM5231A provides a random replacement algorithm to select a TLB entry to be written with a
new mapping. However, the processor also provides a mechanism whereby a system specific
number of mappings can be locked into the TLB, thereby avoiding random replacement. This
mechanism uses the Wired register to ‘lock’ certain TLB entries and allows the operating system
0xFFFFFFFF Kernel virtual address space
0xE0000000
0xDFFFFFFF Supervisor virtual address space
0xC0000000
0xBFFFFFFF Uncached kernel physical address space
0xA0000000
0x9FFFFFFF Cached kernel physical address space
0x80000000
0x7FFFFFFF User virtual address space
0x00000000
Kernel Mode Virtual Addressing (32-bit)
(kseg3)
Mapped, 0.5GB
(ksseg)
Mapped, 0.5GB
(kseg1)
Unmapped, 0.5GB
(kseg0)
Unmapped, 0.5GB
(kuseg)
Mapped, 2.0GB
RM5231A™ Microprocessor with 32-Bit System Bus Data Sheet
Preliminary
18