ds26504 Maxim Integrated Products, Inc., ds26504 Datasheet - Page 38

• Manufacturer Part Number: ds26504
• Description: Ds26504 T1/e1/j1/64kcc Bits Element
• Manufacturer: Maxim Integrated Products, Inc.

individually poll certain bits without disturbing the other bits in the register. This operation is key in
controlling the DS26504 with higher-order languages.
Status register bits are divided into two groups: condition bits and event bits. Condition bits are typically
network conditions such as loss of frame or all-ones detect. Event bits are typically markers such as the
one-second timer. Each status register bit is labeled as a condition or event bit. Some of the status
registers have bits for both the detection of a condition and the clearance of the condition. For example,
SR2 has a bit that is set when the device goes into a loss-of-frame state (SR2.0, a condition bit) and a bit
that is set (SR2.4, an event bit) when the loss-of-frame condition clears (goes in sync). Some of the status
register bits (condition bits) do not have a separate bit for the “condition clear” event but rather the status
bit can produce interrupts on both edges, setting, and clearing. These bits are marked as “double interrupt
bits.” An interrupt is produced when the condition occurs and when it clears.
7.6 Information Registers
Information registers operate the same as status registers except they cannot cause interrupts. INFO3
register is a read-only register and it reports the status of the E1 synchronizer in real time. INFO3
information bits are not latched, and it is not necessary to precede a read of these bits with a write.
7.7 Interrupt Information Registers
The Interrupt Information Registers (IIRs) provide an indication of which Status Registers (SR1 to SR4)
are generating an interrupt. When an interrupt occurs, the host can read IIR to quickly identify which of
the four status registers are causing the interrupt.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
HW
Mode
Bit 0: Status Register 1 (SR1)
Bit 1: Status Register 2 (SR2)
Bit 2: Status Register 3 (SR3)
Bit 3: Status Register 4 (SR4)
Bits 4 to 7: Unused
0 = Status Register 1 interrupt not active.
1 = Status Register 1 interrupt active.
0 = Status Register 2 interrupt not active.
1 = Status Register 2 interrupt active.
0 = Status Register 3 interrupt not active.
1 = Status Register 3 interrupt active.
0 = Status Register 4 interrupt not active.
1 = Status Register 4 interrupt active.
—
X
7
0
—
IIR
Interrupt Information Register
13h
X
6
0
—
X
5
0
—
X
4
0
38 of 128
SR4
X
3
0
SR3
X
2
0
SR2
X
1
0
SR1
X
0
0