74AUP1G175GW,125 NXP Semiconductors, 74AUP1G175GW,125 Datasheet - Page 3

• Manufacturer Part Number: 74AUP1G175GW,125
• Description: IC D F-F POS-EDGE TRIG SC-88
• Manufacturer: NXP Semiconductors
• Series: 74AUPr
• Type: D-Typer

Specifications of 74AUP1G175GW,125

• Output Type: Non-Inverted
• Package / Case: SC-70-6, SC-88, SOT-363
• Function: Master Reset
• Number Of Elements: 1
• Number Of Bits Per Element: 1
• Frequency - Clock: 50MHz
• Delay Time - Propagation: 21.1ns
• Trigger Type: Positive Edge
• Current - Output High, Low: 4mA, 4mA
• Voltage - Supply: 0.8 V ~ 3.6 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Number Of Circuits: 1
• Logic Family: AUP
• Logic Type: CMOS
• Polarity: Non-Inverting
• Input Type: Single-Ended
• Propagation Delay Time: 19.5 ns
• High Level Output Current: - 4 mA
• Low Level Output Current: 4 mA
• Supply Voltage (max): 3.6 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Supply Voltage (min): 0.8 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 74AUP1G175GW-G; 74AUP1G175GW-G; 935280003125

NXP Semiconductors
6. Pinning information
Table 3.
74AUP1G175
Product data sheet
Symbol
CP
GND
D
Q
V
MR
Fig 3.
Fig 4. Pin configuration SOT363
CC
GND
CP
D
Logic diagram
1
2
3
Pin description
74AUP1G175
6.1 Pinning
6.2 Pin description
001aaa467
MR
CP
D
Pin
1
2
3
4
5
6
6
5
4
MR
V
Q
CC
All information provided in this document is subject to legal disclaimers.
Fig 5. Pin configuration SOT886
C
C
C
C
Rev. 3 — 30 September 2010
GND
Description
clock input (LOW-to-HIGH, edge-triggered)
ground (0 V)
data input
flip-flop output
supply voltage
master reset input (active LOW)
CP
D
Low-power D-type flip-flop with reset; positive-edge trigger
C
C
Transparent top view
74AUP1G175
1
2
3
001aab657
6
5
4
MR
V
Q
CC
C
C
Fig 6.
C
C
001aaa466
GND
74AUP1G175
CP
Pin configuration SOT891,
SOT1115 and SOT1202
D
Transparent top view
74AUP1G175
Q
1
2
3
© NXP B.V. 2010. All rights reserved.
001aae246
6
5
4
MR
V
Q
CC
3 of 23