rs5c62 RICOH Co.,Ltd., rs5c62 Datasheet - Page 14

no-image

rs5c62

Manufacturer Part Number
rs5c62
Description
Real-time Clock
Manufacturer
RICOH Co.,Ltd.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS5C62
Manufacturer:
N/A
Quantity:
20 000
Part Number:
rs5c62-E2
Manufacturer:
RICOH
Quantity:
725
Part Number:
rs5c62-E2
Manufacturer:
RICOH
Quantity:
1 000
Part Number:
rs5c62-E2
Manufacturer:
ROHM/罗姆
Quantity:
20 000
Company:
Part Number:
rs5c62-E2
Quantity:
964
Part Number:
rs5c620KJ
Manufacturer:
RICOH
Quantity:
1 000
10
RP/RF/RS5C62
2.3 Control Register 3 (BANK0/1 at “Fh”)
2.4 Adjustment Register (BANK1 at “1h”)
*
*
*
*
*
*
*
TSTA
1) The bit marked with “
2) This bit is intended for only write operation and always read as “0”.
3) When set to “1”, the WTRST bit specifies resetting of the lower-order counter than the 1 second counter ranging from 8Hz and 4Hz to 2Hz and 1Hz
4) Both the TSTA and TSTB bits must be set to “1” to specify normal operation and will automatically be set to “1” upon driving low the CE pin.
1) The bits marked with “
2) This bit is intended for only write operation and always read as “0”.
3) The ADJ bit is used to correct the second digit. When set to “1”, the ADJ bit functions as follows:
D3
D3
*
0
0
*
conditional on restart. The WTRST bit is used to adjust the lower-order counter than the 1 second counter. After the WTRST bit is set to “1”, the
BSY bit is set to “1” for a maximum of 122.1µs.
1) For digits ranging from 00 seconds to 29 seconds ® Resets the lower-order counter than the 1 second counter (in the same manner as the
2) For digits ranging from 30 seconds to 59 seconds ® Resets the second and lower-order counters (in the same manner as the WTRST bit), sets
1
WTRST bit) and sets the second digit to “00”.
the second digit to “00” and increments the minute digit by 1. The BSY bit is set to “1” for a maximum of 122.1µs after the ADJ bit is set to “1”.
TSTB
D2
D2
*
0
0
WTRST
*
*
” is not intended for write operation.
D1
” are not intended for write operation.
D1
*
0
0
ADJ
D0
D0
*
0
0
*
1
Bit for resetting lower-order counter than the second counter. *
Test mode setting bits *
Second digit adjustment bit *
TSTA,TSTB
(For write operation)
(For read operation)
(For write operation)
(For read operation)
WTRST
ADJ
0
1
0
1
0
1
Specifies normal operation.
Specifies resetting of 1- to 8-Hz dividers conditional on restart.
Specifies setting of the test mode.
Specifies setting of normal operation.
Specifies normal operation.
Specifies adjustment of second digit.
*
*
2
2
4
3
Function
Function
Function
3

Related parts for rs5c62