rs5c62 RICOH Co.,Ltd., rs5c62 Datasheet - Page 6

no-image

rs5c62

Manufacturer Part Number
rs5c62
Description
Real-time Clock
Manufacturer
RICOH Co.,Ltd.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS5C62
Manufacturer:
N/A
Quantity:
20 000
Part Number:
rs5c62-E2
Manufacturer:
RICOH
Quantity:
725
Part Number:
rs5c62-E2
Manufacturer:
RICOH
Quantity:
1 000
Part Number:
rs5c62-E2
Manufacturer:
ROHM/罗姆
Quantity:
20 000
Company:
Part Number:
rs5c62-E2
Quantity:
964
Part Number:
rs5c620KJ
Manufacturer:
RICOH
Quantity:
1 000
2
RP/RF/RS5C62
• RP5C62 (18pin DIP)
PIN CONFIGURATION
PIN DESCRIPTION
Pin No. Symbol
11–14
4–7
TMOUT
10
15
16
17
18
1
2
3
8
9
*
) The pin numbers marked in the above table indicate the pins on the 18pin packages.
VSS
RD
CS
CE
A0
A1
A2
A3
OSCOUT
TMOUT
D0–D3
OSCIN
A0 –A3
INTR
V
WR
V
CE
RD
CS
DD
SS
1
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
10
Chip select input
Chip enable input
Timer output
Address input
Read control input
Write control input
Bi-directional data
bus
Interrupt output
Oscillator circuit
input/output
Power supply
VDD
OSCOUT
OSCIN
INTR
D3
D2
D1
D0
WR
Name
TMOUT
VSS
CS
CE
RD
A0
A1
A2
A3
CS and CE are used when interfacing external devices. They may be accessed
when CS is low and CE is high. CE is connected to an output of power down
detector on the system power supply side, and CS is connected to the microcom-
puter address bus.
Timer output may be used as an interrupt free-run timer or watchdog timer.
When CE is low (running on battery backup), operation stops (there is no output).
It is N-ch open drain output.
Address input is connected to the CPU address bus. It is gated internally with CE.
When RD falls from high to low, the contents of the counters or registers specified
by A0 to A3 are output to D0 to D3. It is valid when CS is low and CE is high. It is
CMOS input.
When WR falls from high to low or rises from low to high, the contents of D0 to
D3 are written to registers or counters specified by A0 to A3. WR is valid when CS
is low and CE is high. It is CMOS input.
D0 to D3 are connected to the CPU data bus. The input section is gated internally
with CE. It is CMOS input/output.
INTR outputs cyclic interrupts or alarm interrupts to CPU. It also operates when
CE is low (at battery backup). It is N-ch open drain output.
Crystal oscillator of 32.768kHz must be connected between OSCIN and OSCOUT.
Capacitance is connected externally between V
OSCOUT, forming the oscillator circuit.
V
• RF5C62 (18pin SOP)
DD
1
2
3
4
5
6
7
8
9
connects to +5V or +3V and V
18
17
16
15
14
13
12
11
10
VDD
OSCOUT
OSCIN
INTR
D3
D2
D1
D0
WR
Function
SS
to ground.
TMOUT
VSS
CS
CE
NC
RD
• RS5C62 (20pin SSOP)
A0
A1
A2
A3
DD
1
2
3
4
5
6
7
8
9
10
and OSCIN and V
20
19
18
17
16
15
14
13
12
11
VDD
OSCOUT
OSCIN
NC
INTR
D3
D2
D1
D0
WR
DD
and

Related parts for rs5c62