mrf24j40 Microchip Technology Inc., mrf24j40 Datasheet - Page 28

no-image

mrf24j40

Manufacturer Part Number
mrf24j40
Description
Ieee 802.15.4? 2.4 Ghz Rf Transceiver
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mrf24j40-I/ML
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
mrf24j40-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
mrf24j40MA-I/RM
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
mrf24j40MAT-I/RM
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
mrf24j40MB-I/RM
Manufacturer:
NXP
Quantity:
12 000
Part Number:
mrf24j40MBT-I/RM
Manufacturer:
MICROCHIP
Quantity:
101
6.4.3
Every device in the world has a unique long address.
Long addresses are described in more detail in
Section 5.2.5 “Destination Address Information”
and Section 5.2.6 “Source Address Information”.
EADR0-EADR7 are eight short RAM address registers
in the MRF24J40 that are used to define the device’s
long address. These addresses should be loaded into
the device during the device configuration. The
MRF24J40 will automatically filter out any long address
packets
EADR0-EADR7.
6.4.4
The device’s short address and PAN ID are programmed
into the MRF24J40 through the SADRL, SADRH,
PANIDL and PANIDH registers. These registers are
REGISTER 6-11:
REGISTER 6-12:
DS39776A-page 26
MRF24J40
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7-0
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7-0
R/W-0
R/W-0
that
LONG ADDRESSES
SHORT ADDRESS AND PAN ID
do
PANL7:PANL0: Lower Byte of PAN Address bits
PANH15:PANH8: Higher Byte of PAN Address bits
R/W-0
R/W-0
not
PANIDL: MAC PAN LOW BYTE REGISTER
PANIDH: MAC PAN HIGH BYTE REGISTER
match
W = Writable bit
‘1’ = Bit is set
W = Writable bit
‘1’ = Bit is set
R/W-0
R/W-0
the
MAC PAN High Byte (PANH<15:8>)
contents
MAC PAN Low Byte (PANL<7:0>)
Advance Information
R/W-0
R/W-0
of
U = Unimplemented bit, read as ‘0’
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
‘0’ = Bit is cleared
R/W-0
R/W-0
located in the short RAM address space. The
MRF24J40 automatically filters out packets that are
specified as short address destinations with addresses
that do not match these registers. The exception to this
rule is packets with the broadcast short address (FFFFh)
and/or the broadcast PAN ID (FFFFh). Packets that
match the short address and have the broadcast PAN ID
will be accepted, as well as packets with the broadcast
short address that match the PAN ID. A true broadcast
packet will have both the short address and PAN ID set
to the broadcast address. The MRF24J40 will also
receive these packets no matter what the setting of the
short address and PAN ID registers.
Example 6-1 shows how to initialize the MRF24J40.
R/W-0
R/W-0
© 2006 Microchip Technology Inc.
x = Bit is unknown
x = Bit is unknown
R/W-0
R/W-0
R/W-0
R/W-0
bit 0
bit 0

Related parts for mrf24j40