s908qy2ad1vdwer Freescale Semiconductor, Inc, s908qy2ad1vdwer Datasheet - Page 48

• Manufacturer Part Number: s908qy2ad1vdwer
• Description: Mc68hc908qt4a Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

Analog-to-Digital Converter (ADC10) Module
3.8.3 ADC10 Result Low Register (ADRL)
This register holds the LSBs of the result. This register is updated each time a conversion completes.
Reading ADRH prevents the ADC10 from transferring subsequent conversion results into the result
registers until ADRL is read. If ADRL is not read until the after next conversion is completed, then the
intermediate conversion result will be lost. In 8-bit mode, there is no interlocking with ADRH.
3.8.4 ADC10 Clock Register (ADCLK)
This register selects the clock frequency for the ADC10 and the modes of operation.
ADLPC — ADC10 Low-Power Configuration Bit
48
ADLPC controls the speed and power configuration of the successive approximation converter. This
is used to optimize power consumption when higher sample rates are not required.
1 = Low-power configuration: The power is reduced at the expense of maximum clock speed.
0 = High-speed configuration
Reset:
Reset:
Reset:
Reset:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Figure 3-5. ADC10 Data Register High (ADRH), 10-Bit Mode
Figure 3-4. ADC10 Data Register High (ADRH), 8-Bit Mode
ADLPC
Bit 7
Bit 7
Bit 7
AD7
Bit 7
0
0
0
0
0
0
Figure 3-6. ADC10 Data Register Low (ADRL)
Figure 3-7. ADC10 Clock Register (ADCLK)
= Unimplemented
= Unimplemented
= Unimplemented
ADIV1
AD6
MC68HC908QYA/QTA Family Data Sheet, Rev. 2
6
0
0
6
0
0
6
0
6
0
ADIV0
AD5
5
0
0
5
0
0
5
0
5
0
ADICLK
AD4
0
0
0
0
4
0
4
0
4
4
MODE1
AD3
3
0
0
3
0
0
3
0
3
0
MODE0
AD2
2
0
0
2
0
0
2
0
2
0
ADLSMP
AD9
AD1
1
0
0
1
0
1
0
1
0
Freescale Semiconductor
ACLKEN
Bit 0
Bit 0
AD8
Bit 0
AD0
Bit 0
0
0
0
0
0