s908az32ag2cfue Freescale Semiconductor, Inc, s908az32ag2cfue Datasheet - Page 109

no-image

s908az32ag2cfue

Manufacturer Part Number
s908az32ag2cfue
Description
M68hc08 Microcontrollers 8-bit Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Chapter 9
Configuration Register (CONFIG-1)
9.1 Introduction
This section describes the configuration register (CONFIG-1), which contains bits that configure these
options:
9.2 Functional Description
The configuration register is a write-once register. Out of reset, the configuration register will read the
default value. Once the register is written, further writes will have no effect until a reset occurs.
LVISTOP — LVI Stop Mode Enable Bit
Freescale Semiconductor
LVISTOP enables the LVI module in stop mode. (See
1 = LVI enabled during stop mode
0 = LVI disabled during stop mode
Resets caused by the LVI module
Power to the LVI module
LVI enabled during stop mode
Stop mode recovery time (32 CGMXCLK cycles or 4096 CGMXCLK cycles)
Computer operating properly module (COP)
STOP instruction enable/disable.
Address:
If the LVI module and the LVI reset signal are enabled, a reset occurs when
V
least nine consecutive CPU cycles. Once an LVI reset occurs, the MCU
remains in reset until V
To have the LVI enabled in stop mode, the LVIPWR must be at a logic 1
and the LVISTOP bit must be at a logic 1. Take note that by enabling the
LVI in stop mode, the stop I
Reset:
Read:
Write:
DD
falls to a voltage, LVI
LVISTOP
$001F
Bit 7
R
0
Figure 9-1. Configuration Register (CONFIG-1)
= Reserved
R
6
1
MC68HC908AZ32A Data Sheet, Rev. 2
DD
LVIRST
TRIPF
rises to a voltage, LVI
DD
5
1
current will be higher.
, and remains at or below that level for at
NOTE
NOTE
LVIPWR
4
1
Chapter 14 Low Voltage Inhibit
SSREC
3
0
TRIPR
COPRS
.
2
0
STOP
1
0
COPD
Bit 0
0
(LVI)).
109

Related parts for s908az32ag2cfue