ics9248-128 Integrated Device Technology, ics9248-128 Datasheet - Page 12

no-image

ics9248-128

Manufacturer Part Number
ics9248-128
Description
Frequency Generator & Integrated Buffers
Manufacturer
Integrated Device Technology
Datasheet
SDRAM_STOP# is an sychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
SDRAM_STOP# is synchronized by the ICS9248-128. All other clocks will continue to run while the SDRAM clocks are
disabled. The SDRAM clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse
width is a full pulse.
Third party brands and names are the property of their respective owners.
SDRAM_STOP# Timing Diagram
ICS9248-128
Notes:
1. All timing is referenced to the internal CPU clock.
2. SDRAM is an asynchronous input and metastable conditions may exist. This signal is synchronized to
3. All other clocks continue to run undisturbed.
the SDRAM clocks inside the ICS9248-128.
12

Related parts for ics9248-128