w83195bg-912 Winbond Electronics Corp America, w83195bg-912 Datasheet - Page 14

no-image

w83195bg-912

Manufacturer Part Number
w83195bg-912
Description
Clock For Via Chipsets
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83195BG-912
Manufacturer:
WINBOND/华邦
Quantity:
20 000
7.3
7.4
7.5
BIT
BIT
BIT
7
6
5
4
3
2
1
0
7
6
7
6
5
4
3
2
1
0
Register 2: PCI Clock (1 = Enable, 0 = Disable) (Default: FEh)
Register 3: REF, 24_48,48,AGP Clock (1 = Enable, 0 = Disable) (Default: F7h)
Register 4: Watchdog Control (Default: 81h)
INV_USB48
SEL24_48
INV_CPUCS
PUSB24
PUSB48
EN_WD
PREF1
PREF0
NAME
AGP2
AGP1
AGP0
NAME
NAME
PCI_F
PCI6
PCI5
PCI4
PCI3
PCI2
PCI1
CLOCK GEN. FOR VIA P4/KT SERIES CHIPSET
PWD
PWD
PWD
X
0
1
1
1
1
0
1
1
1
1
1
1
1
1
1
0
1
Pin 56 REF1 output control
Pin 1 REF0 output control
Pin 21, 24_48MHz output control
Pin 20, 48MHz output control
Invert the 48MHz phase, 0: In phase with 24_48MHz, 1: 180 degrees
out of phase
Pin 8 AGP2 output control
Pin 7 AGP1 output control
Pin 6 AGP0 output control
24_ 48 MHz output selection, 1: 24 MHz (Default), 0: 48
MHz.
Default value follow hardware trapping data on SEL24_48#
pin.
Program this bit =>
1: Enable Watchdog Timer feature.
0: Disable Watchdog Timer feature.
Read-back this bit =>
During timer count down the bit read back to 1.
If count to zero, this bit read back to 0.
Pin 10 PCI_F output control
Pin 18 PCI6 output control
Pin 17 PCI5 output control
Pin 15 PCI4 output control
Pin 14 PCI3 output control
Pin 12 PCI2 output control
Pin 11 PCI1 output control
Invert the CPUCS phase, 0: Default, 1: Inverse
- 10 -
FUNCTION DESCRIPTION
FUNCTION DESCRIPTION
DESCRIPTION
W83195BG-912
TYPE
R/W
R/W

Related parts for w83195bg-912