pcf8582c NXP Semiconductors, pcf8582c Datasheet - Page 11

no-image

pcf8582c

Manufacturer Part Number
pcf8582c
Description
Pcf8582c-2 256 X 8-bit Cmos Eeprom With I2c-bus Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pcf8582c-2
Manufacturer:
PHILIPS
0
Part Number:
pcf8582c-2
Manufacturer:
NXPL
Quantity:
1 660
Part Number:
pcf8582c-2
Manufacturer:
PH
Quantity:
20 000
Part Number:
pcf8582c-2P/03
Manufacturer:
PHILIPS
Quantity:
825
Part Number:
pcf8582c-2P/03,112
Manufacturer:
NMB
Quantity:
1 000
Part Number:
pcf8582c-2T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf8582c-2T/03
Manufacturer:
INTERSIL
Quantity:
1 001
Part Number:
pcf8582c-2T/03
Manufacturer:
PHI/PBF
Quantity:
29
Part Number:
pcf8582c-2T/03
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf8582c-2T/03
Quantity:
1
Part Number:
pcf8582c2D
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
pcf8582c2Y
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Table 7:
V
11. I
Table 8:
All of the timing values are valid within the operating supply voltage and ambient temperature range and refer to V
with an input voltage swing from V
[1]
9397 750 14222
Product data
Symbol
SDA input/output (pin 5)
V
V
V
I
C
Data retention time
t
Symbol
f
t
t
t
t
t
t
t
t
t
t
LO
S
SCL
BUF
HD;STA
LOW
HIGH
SU;STA
HD;DAT
SU;DAT
r
f
SU;STO
DD
IL
IH
OL
i
= 2.5 to 6.0 V; V
The hold time required (not greater than 300 ns) to bridge the undefined region of the falling edge of SCL must be internally provided by
a transmitter.
2
C-bus characteristics
Characteristics
I
2
C-bus characteristics
Parameter
LOW level input voltage
HIGH level input voltage
LOW level output voltage
output leakage current
input capacitance
data retention time
Parameter
clock frequency
bus free time between a STOP and
START condition
START condition hold time after
which first clock pulse is generated
LOW level clock period
HIGH level clock period
set-up time for START condition
data hold time
data set-up time
SDA and SCL rise time
SDA and SCL fall time
set-up time for STOP condition
for bus compatible masters
for bus devices
SS
= 0 V; T
…continued
amb
SS
= 40 to +85 C; unless otherwise specified.
to V
DD
; see
Conditions
I
V
V
T
OL
Figure
amb
Rev. 04 — 25 October 2004
OH
I
= V
= 3 mA; V
= V
Conditions
repeated start
= 55 C
SS
DD
9.
DD(min)
256
8-bit CMOS EEPROM with I
Min
0.7V
-
-
-
10
0.8
[1]
DD
Min
0
4.7
4.0
4.7
4.0
4.7
5
0
250
4.0
Typ
-
-
-
-
-
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
PCF8582C-2
Max
100
1
300
Max
0.3V
+6.5
0.4
1
7
2
DD
C-bus interface
IL
Unit
kHz
ns
ns
ns
and V
Unit
V
V
V
pF
years
s
s
s
s
s
s
s
s
11 of 21
A
IH

Related parts for pcf8582c