adc1215s125hn/c1 NXP Semiconductors, adc1215s125hn/c1 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
adc1215s125hn/c1
Manufacturer Part Number
adc1215s125hn/c1
Description
Single 12-bit Adc; 65 Msps, 80 Msps, 105 Msps Or 125 Msps With Input Buffer; Cmos Or Lvds Ddr Digital Outputs
Manufacturer
NXP Semiconductors
Datasheet
1.ADC1215S125HNC1.pdf
(39 pages)
NXP Semiconductors
6. Pinning information
ADC1215S_SER_1
Preliminary data sheet
Fig 2.
index area
terminal 1
VDDA5V
VDDA3V
AGND
AGND
AGND
REFB
REFT
VCM
INM
INP
Pin configuration with CMOS digital outputs
selected
10
1
2
3
4
5
6
7
8
9
6.1 Pinning
6.2 Pin description
Transparent top view
Table 2.
Symbol
REFB
REFT
AGND
VCM
VDDA5V
AGND
INM
INP
AGND
VDDA3V
VDDA3V
CLKP
CLKM
DEC
OE
PWD
ADC1215S
HVQFN40
Pin description (CMOS digital outputs)
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
All information provided in this document is subject to legal disclaimers.
ADC1215S series; input buffer; CMOS or LVDS DDR digital output
30
29
28
27
26
25
24
23
22
21
Type
O
O
G
O
P
G
I
I
G
P
P
I
I
O
I
I
005aaa141
Rev. 01 — 12 April 2010
n.c.
n.c.
D0
D1
D2
D3
D4
D5
D6
D7
[1]
Fig 3.
Description
bottom reference
top reference
analog ground
common-mode output voltage
5 V analog power supply
analog ground
complementary analog input
analog input
analog ground
3 V analog power supply
3 V analog power supply
clock input
complementary clock input
regulator decoupling node
output enable, active LOW
power down, active HIGH
index area
terminal 1
VDDA5V
VDDA3V
AGND
AGND
AGND
REFB
REFT
VCM
INM
INP
Pin configuration with LVDS/DDR digital
outputs selected
10
1
2
3
4
5
6
7
8
9
ADC1215S series
Transparent top view
ADC1215S
HVQFN40
© NXP B.V. 2010. All rights reserved.
30
29
28
27
26
25
24
23
22
21
005aaa142
n.c.
n.c.
D0_D1_P
D0_D1_M
D2_D3_P
D2_D3_M
D4_D5_P
D4_D5_M
D6_D7_P
D6_D7_M
4 of 39