tda8753a NXP Semiconductors, tda8753a Datasheet - Page 6

no-image

tda8753a

Manufacturer Part Number
tda8753a
Description
Yuv 8-bit Analog-to-digital Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tda8753aN
Manufacturer:
PHILIPS
Quantity:
21
Philips Semiconductors
The TDA8753A registers have address F0, F1 and F2
hexadecimal notation. Whenever the received address
(decoded on the first 8 bits received) is one of these, the
event is recorded in such a way that the next data received
by the TDA8753A will be captured in the line
buffer BF0, BF1 and BF2 respectively.
When 8 bits have been received, the data reception state
is entered. The address reception state can also be exited
at any time when V50 goes HIGH. The F0, F1 and F2
registers may not be loaded properly if there is some
activity in progress on the incoming line.
Table 1 Data allocation
1996 Jan 12
F0H
F1H
F2H
YUV 8-bit analog-to-digital interface
ADDRESS
CF
UV_CORING
UV_FILTER_TYPE
PRE_ON
NOTCH_ON
DTO_ON
SEL_DTO_RES
WEO_DEL_SEL
Y_VAR_DELAY
PARAMETER
handbook, halfpage
Data value is F2
address stream
first bit of next
compression factor value will be (1 + cf/255)
which results in a range from 1 to 2
coring definition in U and V channels; see Table 5
notch filter selection in U and V channels
(0 = 4 MHz; 1 = 2 MHz)
luminance prefilter active
notch prefilter active
DTO control
select DTO reset (0 = WE; 1 = H
select delay in WEO
luminance delay compression (see Table 5)
not used; load 0
1
Fig.4 Data reception.
1
0:2
incoming stream
0
= 110(DEL 0:2
X
6
FUNCTION
D
The next 8 bits are considered as data bits according to
the format of Fig.4.
When 8 data bits have been received, the data is recorded
in the BF0, BF1 or BF2 line buffers if the previous address
recorded was F0 hex, F1 hex or F2 hex respectively.
The bit count is then reset to zero and the address
reception state is entered. This state may be ended any
time when V50 goes HIGH but in that condition F0, F1 and
F2 registers may not be loaded properly.
X
ATA RECEPTION STATE
(e.g. for address F2 register)
X
first data bit of value
)
X
last address
X
bit received
ref
)
MBE427
NUMBER
OF BITS
8
1
1
1
1
1
5
Product specification
2
TDA8753A
POSITION
BIT
7:0
7:2
1:0
2
3
4
5
6

Related parts for tda8753a