pca9508 NXP Semiconductors, pca9508 Datasheet

no-image

pca9508

Manufacturer Part Number
pca9508
Description
Hot Swappable Level Translating I 2c-bus Repeater
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca9508D
Manufacturer:
NXP
Quantity:
2 472
Part Number:
pca9508D
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9508D,112
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9508D118
Manufacturer:
NXP Semiconductors
Quantity:
1 888
Part Number:
pca9508DP
Manufacturer:
IDT
Quantity:
61
Part Number:
pca9508DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9508DP,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
1. General description
The PCA9508 is a CMOS integrated circuit that supports hot-swap with zero offset and
provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to
5.5 V) for I
features of the I
I
lines, thus enabling two buses of 400 pF. Using the PCA9508 enables the system
designer to isolate two halves of a bus for both voltage and capacitance, and perform
hot-swap and voltage level translation. Furthermore, the dual supply pins can be powered
up in any sequence; when any of the supply pins are unpowered, the 5 V tolerant I/O are
high-impedance.
The hot swap feature allows an I/O card to be inserted into a live backplane without
corrupting the data and clock buses. Control circuitry prevents the backplane from being
connected to the card until a stop command or bus idle occurs on the backplane without
bus contention on the card. Zero offset output voltage allows multiple PCA9508s to be put
in series and still maintains an excellent noise margin.
PCA9508 has B side and A side bus drivers. The 2.7 V to 5.5 V bus B side drivers behave
much like the drivers on the PCA9515A device, while the adjustable voltage bus A side
drivers drive more current and incur no static offset voltage. This results in a LOW on the
B side translating into a nearly 0 V LOW on the A side.
The static offset design of the B side PCA9508 I/O drivers prevents them from being
connected to another device that has a rise time accelerator including the PCA9510/A,
PCA9511/A, PCA9512/A, PCA9513/A, or PCA9514/A or a static offset voltage including
the PCA9507 (B side), PCA9508 (B side), PCA9509 (A side), PCA9515/A, PCA9516A,
PCA9517/A (B side), PCA9518, PCA9519 (A side), or P82B96/PCA9600 (Sx/Sy side).
The A side of two or more PCA9508s can be connected together, however, to allow a star
topology with the A side on the common bus, and the A side can be connected directly to
any other buffer with static or dynamic offset voltage. Multiple PCA9508s can be
connected in series, A side to B side, with no build-up in offset voltage with only
time-of-flight delays to consider.
The PCA9508 drivers are not enabled unless the bus is idle, V
V
system control. Caution should be observed to only change the state of the enable pin
when the bus is idle.
The output pull-down on the B side internal buffer LOW is set for approximately 0.5 V,
while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the
B side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.
2
C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL)
CC(B)
PCA9508
Hot swappable level translating I
Rev. 01 — 28 April 2008
is above 2.5 V. The EN pin can also be used to turn the drivers on and off under
2
C-bus or SMBus applications. While retaining all the operating modes and
2
C-bus system during the level shifts, it also permits extension of the
2
C-bus repeater
CC(A)
Product data sheet
is above 0.8 V and

Related parts for pca9508

pca9508 Summary of contents

Page 1

... Zero offset output voltage allows multiple PCA9508s to be put in series and still maintains an excellent noise margin. PCA9508 has B side and A side bus drivers. The 2 5.5 V bus B side drivers behave much like the drivers on the PCA9515A device, while the adjustable voltage bus A side drivers drive more current and incur no static offset voltage ...

Page 2

... JESD22-A115, and 1000 V CDM per JESD22-C101 I Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA I Packages offered: SO8 and TSSOP8 PCA9508_1 Product data sheet Hot swappable level translating I shows the comparison between PCA9508 and I 2 PCA9508 and I C-bus repeaters comparison PCA9507 PCA9508 2.7 to 5.5 0.9 to 5.5 2 ...

Page 3

... CC(B) pull-up resistor 0.55V / CC 0.45V CC UVLO 100 s DELAY EN Fig 1. Functional diagram of PCA9508 PCA9508_1 Product data sheet Hot swappable level translating I Description plastic small outline package; 8 leads; body width 3.9 mm [1] plastic thin shrink small outline package; 8 leads; body width CC(A) CC(B) CONNECT STOP BIT AND BUS IDLE 0 ...

Page 4

... V above 0 used to provide the 0.5V good detect circuit. The PCA9508 logic and all I/Os are powered by the V An undervoltage/initialization circuit holds the PCA9508 in a disconnected state which presents high-impedance to all SDA and SCL pins during power-up. A LOW on the enable pin (EN) also forces the parts into the disconnected state ...

Page 5

... The EN pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures. If the PCA9508 is enabled while the bus is active, the PCA9508 will connect at the first STOP signal or at the first gap in activity that satisfies the internal idle bus time after the enable sequence is complete ...

Page 6

... V I Master devices can be placed on either bus. Fig 4. The PCA9508 tolerant does not require any additional circuitry to translate between 0 5.5 V bus voltages and 2 5.5 V bus voltages. When the A side of the PCA9508 is pulled LOW by a driver on the I detects the falling edge when it goes below 0.5V B side to turn on, causing the B side to pull down to about 0.5 V. When the B side of the PCA9508 falls, fi ...

Page 7

... NXP Semiconductors On the B bus side of the PCA9508, the clock and data lines would have a positive offset from ground equal to the V be pulled to the V the end of the acknowledge, the level rises only to the LOW level set by the driver in the PCA9508 for a short delay while the A bus side rises above 0.5V HIGH ...

Page 8

... OL Bus B (2 5.5 V) waveform Rev. 01 — 28 April 2008 PCA9508 SDAA SDAB SCLA SCLB hot-swap PCA9508 and offset free PCA9508 OL © NXP B.V. 2008. All rights reserved. 2 C-bus repeater SDA SCL SLAVE 400 kHz 002aac656 002aac204 002aac657 ...

Page 9

... Rev. 01 — 28 April 2008 Min 0.5 0.5 0 Min Typ 2.7 - [1] 0 1.5 - 1.5 - 1.5 0.7V - CC(B) [2] 0.5 - 0.5 0 0. 5.2 PCA9508 2 C-bus repeater Max Unit + 100 mW +125 C +85 C +125 C Max Unit 5 5.5 V +0.3V V CC ...

Page 10

... CC(A) CC( 5.2 0.5 - 0.7V - CC( 1.7 is for the second and subsequent LOW levels seen by the ILc PCA9508 2 C-bus repeater Max Unit 5.5 V +0.4V V CC( +0.3V V CC(B) 5 © NXP B.V. 2008. All rights reserved ...

Page 11

... B side to A side; Figure 13 A side to B side; Figure 14 EN HIGH before START condition EN HIGH after STOP condition on the B side. CC( unless otherwise noted. CC(A) amb = 2 amb CC(A) Rev. 01 — 28 April 2008 PCA9508 [1][2] [3] Min Typ [4] 100 170 [ [5] 1 ...

Page 12

... SCLA, SDAA 1 CC(A) t PLH Rev. 01 — 28 April 2008 input 0.3V 0.3V CC( PHL PLH 80 % 1.5 V 1.5 V output THL A side to B side is less than greater than 2 V 002aad641 PCA9508 2 C-bus repeater V CC(A) CC(A) 3 TLH 002aad643 © NXP B.V. 2008. All rights reserved ...

Page 13

... SDAA goes LOW SCLB SCLA V CC SDAA SCLA t stop(connect) SDAA SCLB SDAB Rev. 01 — 28 April 2008 PCA9508 wait 200 s t connect move until SDAA goes LOW EN t idle(connect) move until SCLA goes LOW move until SCLB goes LOW ...

Page 14

... PCA9508_1 Product data sheet Hot swappable level translating I PULSE GENERATOR R = load resistor; 1. side; 167 load capacitance includes jig and probe capacitance termination resistance should be equal Rev. 01 — 28 April 2008 PCA9508 V CC(B) V CC(B) V CC( DUT ...

Page 15

... detail 6.2 1.0 0.7 1.05 0.25 0.25 5.8 0.4 0.6 0.039 0.028 0.041 0.01 0.01 0.016 0.024 EUROPEAN PROJECTION PCA9508 2 C-bus repeater SOT96 ( 0.7 0 0.028 0.004 0.012 ISSUE DATE 99-12-27 03-02-18 © NXP B.V. 2008. All rights reserved ...

Page 16

... REFERENCES JEDEC JEITA Rev. 01 — 28 April 2008 Hot swappable level translating detail 5.1 0.7 0.94 0.1 0.1 0.1 4.7 0.4 EUROPEAN PROJECTION PCA9508 2 C-bus repeater SOT505 (1) Z 0.70 6 0.35 0 ISSUE DATE 99-04-09 03-02-18 © NXP B.V. 2008. All rights reserved ...

Page 17

... Solder bath specifications, including temperature and impurities PCA9508_1 Product data sheet Hot swappable level translating I Rev. 01 — 28 April 2008 PCA9508 2 C-bus repeater © NXP B.V. 2008. All rights reserved ...

Page 18

... Lead-free process (from J-STD-020C) Package reflow temperature ( C) 3 Volume (mm ) < 350 260 260 250 Figure 18. Rev. 01 — 28 April 2008 PCA9508 2 C-bus repeater Figure 18) than a SnPb process, thus 350 220 220 350 to 2000 > 2000 260 260 250 245 245 245 © ...

Page 19

... ElectroStatic Discharge Human Body Model Inter-Integrated Circuit bus Input/Output Machine Model Resistor-Capacitor network System Management Bus Data sheet status Product data sheet Rev. 01 — 28 April 2008 PCA9508 2 C-bus repeater peak temperature 001aac844 Change notice Supersedes - - © NXP B.V. 2008. All rights reserved. ...

Page 20

... Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners C-bus — logo is a trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com Rev. 01 — 28 April 2008 PCA9508 2 C-bus repeater © NXP B.V. 2008. All rights reserved ...

Page 21

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2008. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com PCA9508 2 C-bus repeater All rights reserved. Date of release: 28 April 2008 Document identifier: PCA9508_1 ...

Related keywords