pca9635 NXP Semiconductors, pca9635 Datasheet - Page 26

no-image

pca9635

Manufacturer Part Number
pca9635
Description
Pca9635 16-bit Fm I2c-bus Led Driver
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca9635EDTR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
pca9635PW
Manufacturer:
NXP
Quantity:
20 000
Part Number:
pca9635PW
Manufacturer:
NXP
Quantity:
5
Part Number:
pca9635PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9635PW
0
Company:
Part Number:
pca9635PW
Quantity:
80
Company:
Part Number:
pca9635PW,118
Quantity:
2 498
Part Number:
pca9635PW/Q900
Manufacturer:
NXP
Quantity:
30 000
Part Number:
pca9635PW/Q900
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
13. Dynamic characteristics
Table 18.
[1]
[2]
[3]
[4]
[5]
[6]
[7]
PCA9635_5
Product data sheet
Symbol Parameter
f
t
t
t
t
t
t
t
t
t
t
t
t
t
SCL
BUF
HD;STA
SU;STA
SU;STO
HD;DAT
VD;ACK
VD;DAT
SU;DAT
LOW
HIGH
f
r
SP
Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either SDA or SCL is held
LOW for a minimum of 25 ms. Disable bus time-out feature for DC operation.
t
t
A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V
bridge the undefined region of SCL’s falling edge.
The maximum t
250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without
exceeding the maximum specified t
C
Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.
VD;ACK
VD;DAT
b
= total capacitance of one bus line in pF.
SCL clock frequency
bus free time between a
STOP and START condition
hold time (repeated) START
condition
set-up time for a repeated
START condition
set-up time for STOP
condition
data hold time
data valid acknowledge time
data valid time
data set-up time
LOW period of the SCL clock
HIGH period of the SCL clock
fall time of both SDA and
SCL signals
rise time of both SDA and
SCL signals
pulse width of spikes that
must be suppressed by the
input filter
= minimum time for SDA data out to be valid following SCL LOW.
= time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
Dynamic characteristics
f
for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time (t
f
.
Conditions
Rev. 05 — 22 March 2007
[4][5]
[1]
[2]
[3]
[7]
Standard-mode
Min
250
4.7
4.0
4.7
4.0
0.3
0.3
4.7
4.0
0
0
-
-
-
I
2
C-bus
1000
Max
3.45
3.45
100
300
50
-
-
-
-
-
-
-
-
20 + 0.1C
20 + 0.1C
Fast-mode
Min
100
1.3
0.6
0.6
0.6
0.1
0.1
1.3
0.6
0
0
I
-
2
C-bus
f
) for the SDA output stage is specified at
16-bit Fm+ I
b
b
[6]
[6]
Max
400
300
300
0.9
0.9
50
IL
-
-
-
-
-
-
-
-
of the SCL signal) in order to
Plus I
0.26
0.26
0.26
0.05
0.05
0.26
Min
PCA9635
0.5
0.5
2
50
Fast-mode
0
0
© NXP B.V. 2007. All rights reserved.
-
-
-
C-bus LED driver
2
C-bus
1000
Max
0.45
0.45
120
120
50
-
-
-
-
-
-
-
-
26 of 34
Unit
kHz
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s

Related parts for pca9635