tda9898 NXP Semiconductors, tda9898 Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
tda9898
Manufacturer Part Number
tda9898
Description
Multistandard Hybrid If Processing Semiconductors
Manufacturer
NXP Semiconductors
Datasheet
1.TDA9898.pdf
(103 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
tda9898HL
Manufacturer:
PHI
Quantity:
5 276
Part Number:
tda9898HL
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
tda9898HL/V2/S1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
tda9898HN/V2
Manufacturer:
SEI
Quantity:
100 562
Company:
Part Number:
tda9898HN/V2@518
Manufacturer:
NXP
Quantity:
9 536
Company:
Part Number:
tda9898V1
Manufacturer:
AMTR
Quantity:
90
Part Number:
tda9898V1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
tda9898V2
Manufacturer:
NPX
Quantity:
648
Part Number:
tda9898V3
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
TDA9897_TDA9898_3
Product data sheet
Table 29.
Table 30.
Table 31.
[1]
[2]
Bit
7
6
5 and 4
3
2 and 1
0
Bit
TV2
W1[4]
0
0
0
1
1
1
1
VIFLEVEL
Intercarrier output level based on wide-band AGC of SIF amplifier.
Intercarrier output level based on narrow-band AGC of FM amplifier.
7
TV1
W1[3]
0
1
X
X
X
X
X
W4 - data write register bit allocation
W4 - data write register bit description
List of output signals at OUT1 and OUT2
Symbol
VIFLEVEL
BP
MPP2S[1:0]
-
IFIN[1:0]
VIFIN
BP
6
DIRECT
W6[0]
0
0
1
X
X
X
X
Rev. 03 — 11 January 2008
MPP2S1
5
Description
control of internal VIF mixer input level (W1[4] = 1) and
OUT1/OUT2 output level; see
SIF/DIF BP
AGC or AFC output; see
0 = fixed value
DIF/SIF input
VIF input
FM
W1[1]
X
X
X
0
0
1
1
1 = reduced
0 = normal
1 = on (bit W6[0] = 0; see
0 = bypass
00 = IF1A/B input
01 = IF3A/B input
10 = not used
11 = IF2A/B input
1 = IF1A/B input
0 = IF2A/B input
MPP2S0
EXTFIL
W1[0]
X
X
X
0
1
0
1
4
TDA9897; TDA9898
Output signal at
OUT1A, OUT1B
zero IF I
low IF
off
intercarrier
intercarrier
intercarrier
intercarrier
3
0
Table 32
Multistandard hybrid IF processing
Table
Table 31
[1]
[2]
[2]
[1]
38)
IFIN1
2
OUT2A, OUT2B
zero IF Q
off
direct IF
off
off
off
off
IFIN0
© NXP B.V. 2008. All rights reserved.
1
VIFIN
29 of 103
0