adv7342 Analog Devices, Inc., adv7342 Datasheet - Page 45

• Manufacturer Part Number: adv7342
• Description: Multiformat Video Encoder Six, 11-bit, 297 Mhz Dacs
• Manufacturer: Analog Devices, Inc.

ENHANCED DEFINITION/HIGH DEFINITION ONLY
Subaddress 0x01, Bits[6:4] = 001 or 010
Enhanced definition (ED) or high definition (HD) YCrCb data
can be input in either 4:2:2 or 4:4:4 formats. If desired, dual data
rate (DDR) pixel data inputs can be employed (4:2:2 format only).
Enhanced definition (ED) or high definition (HD) RGB data
can be input in 4:4:4 format (single data rate only).
The clock signal must be provided on the CLKIN_A pin. Input
synchronization signals are provided on the P_HSYNC ,
P_VSYNC , and P_BLANK pins.
16-Bit 4:2:2 YCrCb Mode (SDR)
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 1
In 16-bit 4:2:2 YCrCb input mode, the Y pixel data is
input on Pin Y7 to Pin Y0, with Y0 being the LSB.
The CrCb pixel data is input on Pin C7 to Pin C0, with C0
being the LSB.
8-Bit 4:2:2 YCrCb Mode (DDR)
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 1
In 8-bit DDR 4:2:2 YCrCb input mode, the Y pixel data is input
on Pin Y7 to Pin Y0 upon either the rising or falling edge of
CLKIN_A. Y0 is the LSB.
The CrCb pixel data is also input on Pin Y7 to Pin Y0
upon the opposite edge of CLKIN_A. Y0 is the LSB.
Whether the Y data is clocked in upon the rising or falling edge
of CLKIN_A is determined by Subaddress 0x01, Bits[2:1] (see
Figure 52 and Figure 53).
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 00 IN THIS CASE.
CLKIN_ A
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO11 IN THIS CASE.
CLKIN_A
Y[7:0]
Y[7:0]
Figure 52. ED/HD-DDR Input Sequence (EAV/SAV)—Option A
Figure 53. ED/HD-DDR Input Sequence (EAV/SAV)—Option B
*SELECTED BY SUBADDRESS 0x01, BIT 7.
3FF
3FF
DECODER
MPEG2
Figure 51. SD Only Example Application
YCrCb
00
00
00
00
27MHz
10
2
X Y
XY
CLKIN_A
S[7:0] OR Y[7:0]*
S_HSYNC
S_VSYNC,
Cb0
Y0
ADV7342/
ADV7343
Cb0
Y0
Cr0
Y1
Y1
Cr0
Rev. 0 | Page 45 of 88
24-Bit 4:4:4 YCrCb Mode
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 0
In 24-bit 4:4:4 YCrCb input mode, the Y pixel data is input on
Pin Y7 to Pin Y0, with Y0 being the LSB.
The Cr pixel data is input on Pin S7 to Pin S0, with S0 being
the LSB.
The Cb pixel data is input on Pin C7 to Pin C0, with C0 being
the LSB.
24-Bit 4:4:4 RGB Mode
Subaddress 0x35, Bit 1 = 1
In 24-bit 4:4:4 RGB input mode, the red pixel data is input on
Pin S7 to Pin S0, the green pixel data is input on Pin Y7 to Pin
Y0, and the blue pixel data is input on Pin C7 to Pin C0. S0, Y0,
and C0 are the respective bus LSBs.
SIMULTANEOUS STANDARD DEFINITION AND
ENHANCED DEFINITION/HIGH DEFINITION
Subaddress 0x01, Bits[6:4] = 011 or 100
The ADV7342/ADV7343 are able to simultaneously process SD
4:2:2 YCrCb data and ED/HD 4:2:2 YCrCb data. The 27 MHz
SD clock signal must be provided on the CLKIN_A pin. The
ED/HD clock signal must be provided on the CLKIN_B pin. SD
input synchronization signals are provided on the S_HSYNC
and S_VSYNC pins. ED/HD input synchronization signals are
provided on the P_HSYNC , P_VSYNC and P_BLANK pins.
SD 8-Bit 4:2:2 YCrCb and ED/HD-SDR 16-Bit 4:2:2 YCrCb
The SD 8-bit 4:2:2 YCrCb pixel data is input on Pin S7 to Pin
S0, with S0 being the LSB.
The ED/HD 16-bit 4:2:2 Y pixel data is input on Pin Y7 to Pin
Y0, with Y0 being the LSB.
The ED/HD 16-bit 4:2:2 CrCb pixel data is input on Pin C7 to
Pin C0, with C0 being the LSB.
SD 8-Bit 4:2:2 YCrCb and ED/HD-DDR 8-Bit 4:2:2 YCrCb
The SD 8-bit 4:2:2 YCrCb pixel data is input on Pin S7 to Pin
S0, with S0 being the LSB.
The ED/HD-DDR 8-bit 4:2:2 Y pixel data is input on Pin Y7 to
Pin Y0 upon the rising or falling edge of CLKIN_B. Y0 is the LSB.
The ED/HD-DDR 8-bit 4:2:2 CrCb pixel data is also input on Pin
Y7 to Pin Y0 upon the opposite edge of CLKIN_B. Y0 is the LSB.
INTERLACED TO
PROGRESSIVE
DECODER
MPEG2
YCrCb
Figure 54. ED/HD Only Example Application
Cb
Cr
Y
10
10
10
3
ADV7342/ADV7343
P_HSYNC,
P_BLANK
CLKIN_ A
C[7:0]
S[7:0]
Y[7:0]
P_VSYNC,
ADV7342/
ADV7343