ep1sgx25d Altera Corporation, ep1sgx25d Datasheet - Page 231
ep1sgx25d
Manufacturer Part Number
ep1sgx25d
Description
Stratix Gx Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet
1.EP1SGX25D.pdf
(272 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
7
Company:
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
1 045
Company:
Part Number:
ep1sgx25dF1020C6N
Manufacturer:
ALTERA
Quantity:
3 000
- Current page: 231 of 272
- Download datasheet (3Mb)
Altera Corporation
June 2006
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MRAMDATABSU
MRAMDATABH
MRAMADDRBSU
MRAMADDRBH
MRAMDATACO1
MRAMDATACO2
MRAMCLKHL
MRAMCLR
R4
R8
R24
C4
C8
C16
LOCAL
A N A L O G R E S E T P W
D I G I T A L R E S E T P W
T X _ P L L _ L O C K
Table 6–41. M-RAM Block Internal Timing Microparameter
Descriptions (Part 2 of 2)
Table 6–42. Routing Delay Internal Timing Microparameter Descriptions
Table 6–43. Stratix GX Reset & PLL Lock Time Parameter Descriptions
(Part 1 of 2)
Symbol
Symbol
Symbol
B port setup time before clock
B port hold time after clock
B port address setup time before clock
B port address hold time after clock
Clock-to-output delay when using output registers
Clock-to-output delay without output registers
Minimum clock high or low time
Minimum clear pulse width
Delay for an R4 line with average loading; covers a distance
of four LAB columns
Delay for an R8 line with average loading; covers a distance
of eight LAB columns
Delay for an R24 line with average loading; covers a distance
of 24 LAB columns
Delay for an C4 line with average loading; covers a distance
of four LAB rows
Delay for an C8 line with average loading; covers a distance
of eight LAB rows
Delay for an C16 line with average loading; covers a distance
of 16 LAB rows
Local interconnect delay
Pulse width to power down analog circuits.
Pulse width to reset digital circuits
The time it takes the
reference clock.
Stratix GX Device Handbook, Volume 1
Parameter
Parameter
DC & Switching Characteristics
Parameter
tx_pll
to lock to the
6–29
Related parts for ep1sgx25d
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: