xc3s1000-5fgg900i Xilinx Corp., xc3s1000-5fgg900i Datasheet - Page 95
![no-image](/images/no-image-200.jpg)
xc3s1000-5fgg900i
Manufacturer Part Number
xc3s1000-5fgg900i
Description
Spartan-3 Fpga Family
Manufacturer
Xilinx Corp.
Datasheet
1.XC3S1000-5FGG900I.pdf
(217 pages)
- Current page: 95 of 217
- Download datasheet (6Mb)
Table 66: Timing for the Master and Slave Parallel Configuration Modes (Continued)
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Notes:
1.
2.
3.
4.
Hold Times
T
T
T
Clock Timing
T
T
F
ΔF
SMCCD
SMCCCS
SMWCC
CCH
CCL
CCPAR
Symbol
CCPAR
The numbers in this table are based on the operating conditions set forth in
RDWR_B is synchronized to CCLK for the purpose of performing the Abort operation. The same pin asynchronously controls the
driver impedance of the D0 - D7 pins. To avoid contention when writing configuration data to the D0 - D7 bus, do not bring RDWR_B
High when CS_B is Low.
In the Slave Parallel mode, it is necessary to use the BUSY pin when the CCLK frequency exceeds this maximum specification.
Some Xilinx documents may refer to Parallel modes as "SelectMAP" modes.
(2)
R
The time from the rising transition at the CCLK pin to the point
when data is last held at the D0-D7 pins
The time from the rising transition at the CCLK pin to the point
when a logic level is last held at the CS_B pin
The time from the rising transition at the CCLK pin to the point
when a logic level is last held at the RDWR_B pin
CCLK input pin High pulse width
CCLK input pin Low pulse width
Frequency of the
clock signal at the
CCLK input pin
Variation from the CCLK output frequency set using the BitGen
option ConfigRate
No bitstream
compression
With bitstream compression
During STARTUP phase
Description
Spartan-3 FPGA Family: DC and Switching Characteristics
www.xilinx.com
Not using the BUSY pin
Using the BUSY pin
Table
31.
(3)
Master
Master
Slave/
Slave
Both
All Speed Grades
–50%
Min
0
0
0
5
0
0
0
5
0
+50%
Max
50
66
20
50
∞
∞
-
-
-
Units
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
-
95
Related parts for xc3s1000-5fgg900i
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![xc95144xl-7cs144i](/images/no-image3.png)
Part Number:
Description:
Xc95144xl High Performance Cpld
Manufacturer:
Xilinx Corp.
![xcr3128xl-10vq100q](/images/no-image3.png)
Part Number:
Description:
128 Macrocell Automotive Iq Cpld
Manufacturer:
Xilinx Corp.
Datasheet:
![xc2s150e-6ftg256i](/images/no-image3.png)
Part Number:
Description:
Spartan-iie Fpga Family Data Sheet
Manufacturer:
Xilinx Corp.
![xc2v1000-4fg256c](/images/no-image3.png)
Part Number:
Description:
Virtex-ii Platform Fpgas
Manufacturer:
Xilinx Corp.
Datasheet:
![xc5210](/images/no-image3.png)
Part Number:
Description:
Logic Cell Array Family , Inc
Manufacturer:
Xilinx Corp.
Datasheet:
![xccace-tq144](/images/no-image3.png)
Part Number:
Description:
Ic Ace Controller Chip Tq144
Manufacturer:
Xilinx Corp.
Datasheet:
![XC3S502](/images/no-image3.png)
Part Number:
Description:
Spartan-3 Fpga Family Complete Data Sheet
Manufacturer:
Xilinx Corp.
Datasheet:
![XC3S50A](/images/no-image3.png)
Part Number:
Description:
Spartan-3a Fpga Family Data Sheet
Manufacturer:
Xilinx Corp.
Datasheet:
![XC3S100E](/images/no-image3.png)
Part Number:
Description:
Spartan-3e Fpga Family Complete Data Sheet
Manufacturer:
Xilinx Corp.
Datasheet:
![XC3S1000L](/images/no-image3.png)
Part Number:
Description:
Spartan-3l Low Power Fpga Family
Manufacturer:
Xilinx Corp.
Datasheet:
![OPB16450UART](/images/no-image3.png)
Part Number:
Description:
Ds433 August 18, 2004 Product Specification
Manufacturer:
Xilinx Corp.
Datasheet:
![XC3000](/images/no-image3.png)
Part Number:
Description:
XC3000 Field Programmable Gate Array
Manufacturer:
Xilinx Corp.
Datasheet:
![XC9500](/images/no-image3.png)
Part Number:
Description:
XC9500 5 V CPLD Family
Manufacturer:
Xilinx Corp.
Datasheet:
![XC9500XL](/images/no-image3.png)
Part Number:
Description:
XC9500XL 3.3 V CPLD Family
Manufacturer:
Xilinx Corp.
Datasheet:
![XC9500XV](/images/no-image3.png)
Part Number:
Description:
XC9500XV 2.5 V CPLD Family
Manufacturer:
Xilinx Corp.
Datasheet: