lan9303m Standard Microsystems Corp., lan9303m Datasheet - Page 134
lan9303m
Manufacturer Part Number
lan9303m
Description
Small Form Factor Three Port 10/100 Managed Ethernet Switch With Dual Mii/rmii/turbo Mii
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9303M.pdf
(380 pages)
- Current page: 134 of 380
- Download datasheet (5Mb)
WRITE
READ
Chapter 10 MII Management
Revision 1.3 (08-27-09)
10.1
10.2
PREAMBLE
32 1’s
32 1’s
This chapter details the MII management functionality provided by the device, which includes the
Slave
Controller
system CSRs. The
external PHY, dependant on the management mode. The PMI implements the IEEE 802.3
management protocol. The
and MII management path based on the selected mode of the device.
The SMI slave controller uses the same pins and protocol as the IEEE 802.3 MII management function,
and differs only in that SMI provides access to all internal registers by using a non-standard extended
addressing map. The SMI protocol co-exists with the MII management protocol by using the upper half
of the PHY address space (16 through 31). All direct and indirect registers can be accessed. The SMI
management mode is selected when the
management modes and their configuration settings are discussed in
Operation," on page
The MII management protocol is limited to 16-bit data accesses. The protocol is also limited to 5 PHY
address bits and 5 register address bits. The SMI frame format can be seen in
uses the PHY Address field bits 3:0 as the system register address bits 9:6, and the Register Address
field as the system register address bits 5:1. Therefore, Register Address field bit 0 is used as the
upper/lower word select. The device requires two back-to-back accesses to each register (with
alternate settings of Register Address field bit 0) which are combined to form a 32-bit access. The
access may be performed in any order.
Note: When accessing the device, the pair of cycles must be atomic. In this case, the first host SMI
Input data on the MDIO pin is sampled on the rising edge of the MDC input clock. Output data is
sourced on the MDIO pin with the rising edge of the clock. The MDIO pin is three-stated unless actively
driving read data.
A read or a write is performed using the frame format shown in
transferred msb first. Data bytes are transferred little endian. When Register Address bit 0 is 1, bytes
3 & 2 are selected with byte 3 occurring first. When Register Address bit 0 is 0, bytes 1 & 0 are
selected with byte 1 occurring first.
Functional Overview
SMI Slave Controller
Controller,
cycle is performed to the low/high word and the second host SMI cycle is performed to the
high/low word, forming a 32-bit transaction with no cycles to the device in between. With the
exception of Register Address field bit 0, all address and control bits must be the same for
both 16-bit cycles of a 32-bit transaction.
START
01
01
is used for CPU management of the device via the MII pins, and allows CPU access to all
CODE
PHY Management Interface
OP
10
01
PHY Management Interface (PMI)
19.
ADDRESS
MII Mode Multiplexer
Note 10.1
Table 10.1 SMI Frame Format
1AAAA
1AAAA
PHY
9876
9876
Small Form Factor Three Port 10/100 Managed Ethernet Switch with Dual MII/RMII/Turbo MII
DATASHEET
REGISTER
ADDRESS
134
Note 10.1
AAAAA
AAAAA
54321
54321
mngt_mode_strap[1:0]
(PMI), and the
is used to direct the connections of the MII data path
is used to access the internal PHYs and optional
AROUND
Note 10.2
TURN-
TIME
Z0
10
MII Mode
Table
inputs are set to 01b. A list of
DDDDDDDDDDDDDDDD
DDDDDDDDDDDDDDDD
10.1. All addresses and data are
5432109876543210
5432109876543210
1111110000000000
1111110000000000
Multiplexer. The
SMSC LAN9303M/LAN9303Mi
Section 2.3, "Modes of
Table
DATA
10.1. The device
SMI Slave
Datasheet
SMI
IDLE
Note
10.3
Z
Z
Related parts for lan9303m
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Interface, Integrated USB2.0 Compatible 3-Port Hub
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Lan91c100fd Rev. B Feast Fast Ethernet Controller With Full Duplex Capability
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Feast ? Ast Ethernet Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Com20022i 10 Mbps Arcnet Ansi 878.1 Controller With 2k X 8 On-chip Ram
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Lpc47n207 Lpc Super I/o Irda Hot Docking Chip With Uart Data Brief
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Advanced I/o With X-bus Interface
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Fdc37m707 Enhanced Super I/o Controller With Wake-up Features
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Twenty Pin Uart Tpuart Corporation
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Enhanced Small Device Interface Controller
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Emc1001 1.5?c Smbus Temperature Sensor In Miniature Sot-23
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Beta Compensation And Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Multiple Temperature Sensor With Beta Compensation And Hottest Of Thermal Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Resistance Error Correction & Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet: