z87200 ZiLOG Semiconductor, z87200 Datasheet - Page 22

• Manufacturer Part Number: z87200
• Description: Spread-spectrum Transceiver
• Manufacturer: ZiLOG Semiconductor

FUNCTIONAL BLOCKS (Continued)
Z87200
Spread-Spectrum Transceiver
a –45 signal rotation must be programmed to optimize the
constellation boundaries in the comparison process be-
tween successive symbols. Note also that introduction of a
Frequency Discriminator and Loop Filter
The Frequency Discriminator uses the Dot and Cross
products discussed above to generate the AFC signal for
the frequency acquisition and tracking loop, as illustrated
in The specific algorithm used depends on the signal mod-
ulation type and is controlled by the setting of bit 2 of ad-
dress 33
nator circuit is in BPSK mode and the following algorithm
is used to compute the Frequency Discriminator (FD) func-
tion:
where Sign[.] represents the polarity of the argument.
When bit 2 is set high, the discriminator circuitry is in
QPSK mode and the carrier discriminator function is in-
stead calculated as:
4-20
45 rotation introduces a scaling factor of 1/ 2 to the sig-
FD = (Cross x Sign[Dot]) – (Dot x Sign[Cross]).
H
. When bit 2 is set low, the Frequency Discrimi-
FD = Cross x Sign[Dot],
Figure 8. DPSK Demodulator I and Q Channel Processing
PS010202-0601
nal level in the system as discussed in Theory of Opera-
tion, where this factor should be taken into account when
calculating optimum signal levels and viewport settings af-
ter the DPSK Demodulator
In both cases, the Frequency Discriminator function pro-
vides an error signal that reflects the change in phase be-
tween successive symbols. With the symbol period known,
the error signal can equivalently be seen as a frequency
error signal. As a practical matter, the computation of the
Frequency Discriminator function results in a 17-bit signal,
and a programmable saturation protected viewport is pro-
vided to select the desired output bits as the 8-bit input to
the Loop Filter Block. The viewport is controlled by the val-
ue stored in bits 7-4 of address 33
The Loop Filter is implemented with a direct gain (K1) path
and an integrated or accumulated (K2) path to filter the
Frequency Discriminator error signal and correct the fre-
quency tracking of the Downconverter. The order of the
Loop Filter transfer function can be set by enabling or dis-
abling the K1 and K2 paths, and the coefficient values can
be adjusted in powers of 2 from 2
transfer function is:
Transfer Fn. = K1 + 1/4 K2
0
H
to 2
.
21
. The Loop Filter
Zilog