sta013b STMicroelectronics, sta013b Datasheet - Page 11

• Manufacturer Part Number: sta013b
• Description: Mpeg 2.5 Layer Iii Audio Decoder
• Manufacturer: STMicroelectronics

3.4 - READ OPERATION (see Fig. 11)
3.4.1 - Current byte address read
The STA013 has an internal byte address
counter. Each time a byte is written or read, this
counter is incremented.
For the current byte address read mode, follow-
ing a START condition the master sends the de-
vice address with the RW bit set to 1.
The STA013 acknowledges this and outputs the
byte addressed by the internal byte address
counter. The master does not acknowledge the
received byte, but terminates the transfer with a
STOP condition.
3.4.2 - Sequential address read
This mode can be initiated with either a current
address read or a random address read. How-
ever in this case the master does acknowledge
the data byte output and the STA013 continues to
output the next byte in sequence.
To terminate the streams of bytes the master
does not acknowledge the last received byte, but
I
2
C REGISTERS
$00
$01
$05
$06
$07
$0B
$0C
$0D
$0F
$10
$13
$14
$16
$18
$40
$41
$42
HEX_COD
DEC_COD
11
12
13
15
16
19
20
22
24
64
65
66
0
1
5
6
7
VERSION
IDENT
PLLCTL [7:0]
PLLCTL [20:16] (MF[4:0]=M)
PLLCTL [15:12] (IDF[3:0]=N)
reserved
REQ_POL
SCLK_POL
ERROR_CODE
SOFT_RESET
PLAY
MUTE
CMD_INTERRUPT
DATA_REQ_ENABLE
SYNCSTATUS
ANCCOUNT_L
ANCCOUNT_H
DESCRIPTION
terminates the transfer with a STOP condition.
The output data stream is from consecutive byte
addresses, with the internal byte address counter
automatically incremented after one byte output.
4 - I
The following table gives a description of the
MPEG Source Decoder (STA013) register list.
The first column (HEX_COD) is the hexadecimal
code for the sub-address.
The second column (DEC_COD) is the decimal
code.
The third column (DESCRIPTION) is the descrip-
tion of the information contained in the register.
The fourth column (RESET) inidicate the reset
value if any. When no reset value is specifyed,
the default is "undefined".
The fifth column (R/W) is the flag to distinguish
register "read only" and "read and write", and the
useful size of the register itself.
Each register is 8 bit wide. The master shall oper-
ate reading or writing on 8 bits only.
2
C REGISTERS
STA013 - STA013B - STA013T
RESET
0xAC
0xA1
0x0C
0x00
0x01
0x04
0x00
0x00
0x01
0x00
0x00
0x00
0x00
0x00
0x00
R/W (8)
R/W (8)
R/W (8)
R/W (8)
R/W (8)
R/W(8)
R/W(8)
R/W(8)
R/W(8)
W (8)
R (8)
R (8)
R (8)
R (8)
R (8)
R (8)
R/W
11/38