w25q32bw Winbond Electronics Corp America, w25q32bw Datasheet - Page 30

no-image

w25q32bw

Manufacturer Part Number
w25q32bw
Description
32m-bit 1.8v Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet
10.2.14 Fast Read Quad I/O (EBh)
The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except
that address and data bits are input and output through four pins IO
clock are required prior to the data output
allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit
(QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction. To ensure optimum
performance the High Performance Mode (HPM) instruction (A3h) must be executed once, prior to the
Fast Read Quad I/O Instruction.
Fast Read Quad I/O with “Continuous Read Mode”
The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 13a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bit M4 = 0, then the next Fast Read Quad I/O instruction (after /CS is
raised and then lowered) does not require the EBh instruction code, as shown in figure 13b. This reduces
the instruction sequence by eight clocks and allows the Read address to be immediately entered after
/CS is asserted low. If the “Continuous Read Mode” bit M4 = 1, the next instruction (after /CS is raised
and then lowered) requires the first byte instruction code, thus returning to normal operation. A
“Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before issuing normal
instructions (See 10.2.19 for detail descriptions).
Figure 13a. Fast Read Quad I/O Instruction Sequence Diagram (Initial Fast Read Quad I/O instruction or previous M4 = 1)
.
The Quad I/O dramatically reduces instruction overhead
- 30 -
0
, IO
1
, IO
2
and IO
Byte 1
Byte 1
W25Q32BW
Byte 2
Byte 2
3
and four Dummy

Related parts for w25q32bw