psd813f1a STMicroelectronics, psd813f1a Datasheet
psd813f1a
Manufacturer Part Number
psd813f1a
Description
Flash In-system Programmable Isp Peripherals For 8-bit Mcus, 5 V
Manufacturer
STMicroelectronics
Datasheet
1.PSD813F1A.pdf
(111 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
psd813f1a-12JI
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
psd813f1a-12UI
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
psd813f1a-90J
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
psd813f1a-90JI
Manufacturer:
WSI
Quantity:
10
Company:
Part Number:
psd813f1a-90U
Manufacturer:
ST
Quantity:
201
Company:
Part Number:
psd813f1a-90U
Manufacturer:
ST
Quantity:
5 510
FEATURES SUMMARY
■
■
■
■
■
■
■
October 2008
This is information on a product still in production but not recommended for new designs.
DUAL BANK FLASH MEMORIES
–
–
–
16 Kbit SRAM
PLD WITH MACROCELLS
–
–
–
27 RECONFIGURABLE I/Os
–
ENHANCED JTAG SERIAL PORT
–
–
PAGE REGISTER
–
PROGRAMMABLE POWER MANAGEMENT
1 Mbit of Primary Flash Memory (8
Uniform Sectors)
256 Kbit Secondary EEPROM (4 Uniform
Sectors)
Concurrent operation: read from one
memory while erasing and writing the
other
Over 3,000 Gates Of PLD: DPLD and
CPLD
DPLD - User-defined Internal chip-select
decoding
CPLD with 16 Output Macrocells (OMCs)
and 24 Input Macrocells (IMCs)
27 individually configurable I/O port pins
that can be used for the following
functions (16 I/O ports configurable as
open-drain outputs):
MCU I/Os
PLD I/Os
Latched MCU address output; and
Special function I/Os
Built-in JTAG-compliant serial port allows
full-chip In-System Programmability (ISP)
Efficient manufacturing allows for easy
product testing and programming
Internal page register that can be used to
expand the microcontroller address space
by a factor of 256.
Flash in-system programmable (ISP) peripherals
Rev 5
Figure 1. Packages
■
■
■
■
HIGH ENDURANCE:
–
–
–
–
SINGLE SUPPLY VOLTAGE:
–
STANDBY CURRENT AS LOW AS 50µA
Packages are ECOPACK
100,000 Erase/WRITE Cycles of Flash
Memory
10,000 Erase/WRITE Cycles of EEPROM
1,000 Erase/WRITE Cycles of PLD
Data Retention: 15-year minimum at 90°C
(for Main Flash, Boot, PLD and
Configuration bits).
5V±10% for 5V
for 8-bit MCUs, 5 V
TQFQ64 (U)
PQFP52 (M)
PLCC52 (J)
PSD813F1A
NOT FOR NEW DESIGN
®
1/111