psd4235g2 STMicroelectronics, psd4235g2 Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
psd4235g2
Manufacturer Part Number
psd4235g2
Description
Flash In-system Programmable Isp Peripherals For 16-bit Mcus 5v Supply
Manufacturer
STMicroelectronics
Datasheet
1.PSD4235G2.pdf
(129 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
psd4235g2-70U
Manufacturer:
ST
Quantity:
210
Company:
Part Number:
psd4235g2-70U
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
psd4235g2-90U
Manufacturer:
MURATA
Quantity:
34 000
Part Number:
psd4235g2-90U
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
psd4235g2-90UI
Manufacturer:
TI
Quantity:
8 802
Company:
Part Number:
psd4235g2V-90U
Manufacturer:
SHARP
Quantity:
201
PSD4235G2
Table 39.
1. Can be multiplexed with other I/O functions.
2. Available to Motorola 16-bit 683xx and HC16 families of MCUs.
Table 40.
1. N/A = Not Applicable
2. Control register setting is not applicable to Ports A, B and C.
3. The direction of the Port A,B,C, and F pins are controlled by the Direction register ORed with the individual output enable
4. Any of these three methods enables the JTAG pins on Port E.
Address In
Data Port
Peripheral I/O
JTAG ISP
MCU Reset mode
MCU I/O
PLD I/O
Data Port (Port F, G)
Address Out
(Port E, F, G)
Address In
(Port A, B, C, D, F)
Peripheral I/O
(Port F)
JTAG ISP
MCU Reset mode
product term (.oe) from the CPLD AND Array.
Mode
Port Mode
(4)
Port operating modes (continued)
Port operating mode settings
(2)
Declare pins or Logic
with non-multiplexed
(PSEL0 and PSEL1)
Defined in PSDsoft
Selected for MCU
Declare pins only
Declare pins only
equation for input
Declare pins only
Declare pins and
Specific pin logic
Logic equations
Logic equations
macrocells
Express
Port A
level
bus
Yes
Yes
No
No
No
Port B
Yes
No
No
No
No
(1)
register
Control
setting
N/A
N/A
N/A
N/A
N/A
N/A
0
1
(2)
Port C
Yes
No
No
No
No
Port D
1 = output,
Direction
Yes
Yes
0 = input
register
No
No
No
setting
N/A
N/A
N/A
N/A
N/A
1
(3)
(3)
(3)
Port E
Yes
No
No
No
No
(1)
VM register
PIO bit = 1
setting
N/A
N/A
N/A
N/A
N/A
N/A
N/A
Port F
Yes
Yes
Yes
Yes
No
JTAG Enable
JTAG_Enable
N/A
N/A
N/A
N/A
N/A
N/A
N/A
I/O ports
Port G
Yes
Yes
No
No
No
83/129