tb6560aftg TOSHIBA Semiconductor CORPORATION, tb6560aftg Datasheet
tb6560aftg
Related parts for tb6560aftg
tb6560aftg Summary of contents
Page 1
... PWM Chopper-Type Bipolar Driver IC for Stepping Motor Control The TB6560AFTG is a PWM chopper-type stepping motor driver IC designed for sinusoidal-input microstep control of bipolar stepping motors. The TB6560AFTG can be used in applications that require 2-phase, 1-2-phase, 2W1-2-phase and 4W1-2-phase excitation modes. The TB6560AFTG is capable of low-vibration, high-performance forward and reverse driving of a two-phase bipolar stepping motor using only a clock signal ...
Page 2
... Maximum current setting circuit TQ1 PROTECT Thermal shutdown circuit 8 7 TQ2 2 TB6560AFTG PWM Bridge control driver A circuit 32 34 PWM Bridge control driver B circuit 22 27 SGND PGNDA PGNDB TB6560AFTG 2011-05-23 OUT_AP OUT_AM OUT_BP OUT_BM N FB ...
Page 3
... All control input pins have an internal pull-down resistor of 100 kΩ (typ.) Note 1: Two pins that have the same functionality should be short-circuited at a location as close to the TB6560AFTG as possible. The electrical characteristics provided in this document are measured when those pins are handled in this manner ...
Page 4
... Equivalent Circuits Input Pins (M1, M2, CLK, CW/CCW, TQ1,TQ2,ENABLE, RESET ,DCY1, DCY2 100 Ω Output Pins (M , Protect) O 100 Ω 4 TB6560AFTG 2011-05-23 ...
Page 5
... OUT_AP PROTECT TB6560AFTG OUT_BM OSC SGND 2011-05-23 ...
Page 6
... T opr − 150 T stg Symbol Test Condition ⎯ ≥ A/B A/B ⎯ I OUT ⎯ ⎯ f CLK ⎯ f OSC 6 TB6560AFTG Unit °C °C Min Typ. Max 4.5 5.0 5.5 ⎯ 4 ⎯ ⎯ 1.5 ⎯ 0 5.5 ⎯ ⎯ 15 ⎯ ...
Page 7
... TQ1 = L, TQ2 = L V NFLL = 330 OSC W (CLK Protect ⎯ TSD ⎯ TSDhys = 330 OSC OSC 7 TB6560AFTG Min Typ. Max Unit ⎯ 2 − 0.2 ⎯ 0.8 ⎯ ⎯ 400 μ A ⎯ ⎯ 1 ⎯ ⎯ ⎯ ...
Page 8
... TQ1, TQ2 = L (100 %) V NF OSC = 100 kHz Ω RESET to output pLH t pLH ENABLE to output t pHL TB6560AFTG Min Typ. ⎯ 0.35 ⎯ 0.35 ⎯ 100 ⎯ 100 TQ1 = L, TQ2 = L 66 ...
Page 9
... DCY2 are undriven. DCY2 DCY1 Mode (Excitation) 2-phase 1-2-phase 4W1-2-phase 2W1-2-phase Output Mode ENABLE CCW H Initial mode L Z B-Phase Current − 100 % Current Decay Setting Normal Decay 50 % Decay 100 % Decay 9 TB6560AFTG pin O 2011-05-23 ...
Page 10
... OSC OSC ) corresponds to the external capacitor (C W(CLK) Minimum Clock Pulse Width t 90 μ s (Note 2) 30 μ μ s (Note 2) value should be small so that the duty cycle OSC 10 TB6560AFTG is driven O Open-drain connection follows: OSC (Note 1) W(CLK) 2011-05-23 ...
Page 11
... When the RESET signal goes High again, the output current generation is restarted at the next rising edge of CLK with the state following the Initial state. and Output Signals RESET OFF TB6560AFTG output to be ...
Page 12
... Excitation (M1 Mode) CLK M O (%) 100 − 71 − 100 (%) 100 − 71 − 100 TB6560AFTG 2011-05-23 ...
Page 13
... TB6560AFTG 2011-05- ...
Page 14
... Excitation (M1 Mode) [%] 100 A-phase − 10 − 20 − 29 − 38 − 47 − 56 − 63 − 71 − 77 − 83 − 88 − 92 − 96 − 98 − 100 B-phase 14 TB6560AFTG STEP 2011-05-23 ...
Page 15
... It is recommended that the state of the M1 and M2 pins be changed after setting the RESET signal Low during the Initial state (M = Low). Even when the M O setting the RESET signal Low may cause a discontinuity in the current waveform. Other excitation signal is Low, changing the M1 and M2 signals without O 15 TB6560AFTG 2011-05-23 ...
Page 16
... Charge mode → NF: Predefined current level → Fast mode → Current monitoring → (When predefined current level > Output current) Charge mode f chop Predefined Current Level Predefined Current Level MDT Predefined Current Level MDT Predefined Current Level 16 TB6560AFTG RNF RNF RNF RNF 2011-05-23 ...
Page 17
... Current Level Since the current decays slowly, decreasing the current to the predefined value takes a long time (or the current cannot be properly decreased to the predefined value). Slow Fast Charge Slow Predefined Current Level 17 TB6560AFTG Slow Slow Charge Fast Fast Slow Fast Fast Charge Slow ...
Page 18
... Current Level RNF MDT (Mixed Decay Timing) Points Switches to Fast mode after Charge mode f chop Predefined Current Level MDT (Mixed Decay Timing) Points RNF f chop RNF Predefined Current Level MDT (Mixed Decay Timing) Points 18 TB6560AFTG f chop NF f chop NF RNF f chop NF RNF 2011-05-23 ...
Page 19
... Decay Mode) Since the predefined current level > output current, current control mode is switched from Charge mode → NF → Fast Decay mode even in the next chopping cycle. CLK Signal Input Switches to Charge mode briefly Predefined Current Level RNF 19 TB6560AFTG NF RNF RNF 2011-05-23 ...
Page 20
... Charge mode briefly for current sensing. Note: Even in Fast Decay mode, the current control mode is invariably switched to Charge mode briefly for current sensing Mixed Decay Mode f chop MDT Predefined Current Level RNF Switches to Charge mode briefly The CR counter is reset here. 20 TB6560AFTG f chop NF MDT RNF 2011-05-23 ...
Page 21
... CLK signal is asserted during Charge mode) f chop OSC Pin Internal Waveform Predefined Current Level I OUT CLK Signal Input 25 % Mixed Decay Mode f chop MDT Predefined Current Level RNF Switches to Charge mode briefly The OSC Counter is reset here. 21 TB6560AFTG f chop NF MDT RNF 2011-05-23 ...
Page 22
... CLK signal is asserted during Fast Decay mode) OSC Pin Internal Waveform Predefined NF Current Level I OUT Predefined Current Level CLK Signal Input 25 % Mixed Decay Mode f chop f chop MDT Switches to Charge mode briefly The OSC Counter is reset here. 22 TB6560AFTG f chop NF MDT RNF RNF 2011-05-23 ...
Page 23
... Internal OSC Signal and Output Current Waveform when Predefined Current is Changed from Positive to Negative (when the CLK signal is input using 2-phase excitation) f chop Predefined Current Level I OUT 0 Predefined Current Level CLK Signal Input 25% Mixed Decay Mode f chop NF The OSC Counter is reset here. 23 TB6560AFTG f chop RNF RNF MDT NF 2011-05-23 ...
Page 24
... OFF OFF Note ENABLE is set as low Load PGND Slow Mode 24 TB6560AFTG OFF OFF Note Load L1 L2 OFF OFF R NF PGND Forced OFF Mode 2011-05-23 ...
Page 25
... Upon transitions of above-mentioned modes, a dead time of about 300 ns is inserted between each mode respectively OFF OFF Note Load PGND Slow Mode U2 L1 OFF OFF OFF OFF ON OFF OFF 25 TB6560AFTG OFF ON Note Load L1 ON OFF R NF PGND Fast Mode OFF L2 OFF ON ON 2011-05-23 L2 ...
Page 26
... Low when the OSC voltage below. However, there is a response delay and that there occurs a peak-to-peak voltage variation OSC Waveform 0.5 V OSC Pin Internal Waveform Figure 2 Timing Waveforms (OSC Signal) t CLK 90% t pHL 50% 10 TB6560AFTG 90% 50% 10 2011-05-23 ...
Page 27
... Power Dissipation Maximum operation temperature of the TB6560AFTG is 85 ℃. QFN48-P-0707-0.5: When mounted on glass- epoxy board (2-layer board) Cu thickness: 55 μm, Board size × × 1.6 mm, θ : 38℃/W (typ.)) l-a Ambient temperature Ta [℃] 27 TB6560AFTG 2011-05-23 ...
Page 28
... Treatment of Heat-Radiating Fin The heat-radiating fin pins of the TB6560AFTG (backside) are electrically connected to the backside of the die. Thus current flows to the fin, the IC may malfunction. If there is any possibility of a voltage being generated between grounds and the fin, the fin pins should either be connected to ground or insulated. ...
Page 29
... These possibilities should be fully considered in the design of the output, V ground lines. • A fuse should be connected to the power supply line. The rated maximum current of the TB6560AFTG is 2.5 A/phase. Considering those maximum ratings, an appropriate fuse must be selected depending on operating conditions of a motor to be used. Toshiba recommends that a fast-blow fuse be used. ...
Page 30
... Package Dimensions Weight: 0.137g (typ.) 30 TB6560AFTG 2011-05-23 ...
Page 31
... Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time. 31 TB6560AFTG 2011-05-23 ...
Page 32
... To avoid this problem, take the effect of back-EMF into consideration in system design. (4) Short-Circuits The IC may be permanently damaged in case of a short-circuit across its outputs, a short-circuit to power supply or a short-circuit to ground. These possibilities should be fully considered in the design of the output and ground lines TB6560AFTG ) at J 2011-05-23 ...
Page 33
... Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations. 33 TB6560AFTG 2011-05-23 ...