W83194R-17/-17A Winbond Electronics Corp America, W83194R-17/-17A Datasheet
W83194R-17/-17A
Related parts for W83194R-17/-17A
W83194R-17/-17A Summary of contents
Page 1
... Winbond for any damages resulting from such improper use or sales 100MHZ AGP CLOCK FOR SIS CHIPSET W83194-17/17A Data Sheet Revision History Version On Web n.a. All of the versions before 0.50 are for internal use. 1.0 Change version and version on web site to 1.0 W83194R-17/-17A Main Contents Publication Release Date: Sep. 1998 Revision 1.0 ...
Page 2
... The W83193R-17/-17A provides I each clock outputs and choose the 0.5% or 1.5% center type spread spectrum to reduce EMI. The W83194R-17/-17A accepts a 14.318 MHz reference crystal as its input and runs on a 3.3V supply. High drive PCI and SDRAM CLOCK outputs typically provide greater than 1 V /ns slew rate into 30 pF loads. CPU CLOCK outputs typically provide better than 1 V /ns slew rate into 20 pF loads as maintaining 50± ...
Page 3
BLOCK DIAGRAM FS(0:2) MODE CPU3.3#_2.5 CPU_STOP# PCI_STOP# SDATA SCLK 4.0 PIN CONFIGURATION REF0/CPU3.3#_2.5 Vddq3 PCICLK_F/*FS1 PCICLK0/*FS2 PCICLK1 PCICLK2 PCICLK3 PCICLK4 Vddq3 CPU_STOP#/SDRAM11 PCI_STOP#/SDRAM10 Vddq3 SDRAM 9 SDRAM 8 SDATA SDCLK - 3 - PLL2 ÷2 XTAL ...
Page 4
PIN DESCRIPTION IN - Input OUT - Output I/O - Bi-directional Pin # - Active Low * - Internal 250kΩ pull-up 5.1 Crystal I/O SYMBOL PIN Xin Xout 5.2 CPU, SDRAM, PCI Clock Outputs SYMBOL PIN CPUCLK [0:3] 40,41,43,44 ...
Page 5
CPU, SDRAM, PCI Clock Outputs, continued SYMBOL PIN PCICLK 0 / *FS2 PCICLK [1:4] 10,11,12,13 5.3 I2C Control Interface SYMBOL PIN SDATA SDCLK 5.4 Fixed Frequency Outputs SYMBOL PIN REF0 / CPU3.3#_2.5 REF1 24MHz / *MODE 48MHz / *FS0 ...
Page 6
... FREQUENCY SELECTION 6.1 W83194R-17 FREQUECY TABLE FS2 FS1 FS0 6.2 W83194R-17A FREQUECY TABLE FS2 FS1 FS0 7.0 CPU 3.3#_2.5 BUFFER SELECTION CPU 3 ...
Page 7
... MODE=1, these functions are not available. A particular clock could be enabled as both the 2- wire serial control interface and one of these pins indicate that it should be enabled. The W83194R-17/-17A may be disabled in the low state according to the following table in order to reduce power consumption. All clocks are stopped in the low state, but maintain a valid high period on transitions from running to stop ...
Page 8
Bytes sequence order for I C controller: Clock Address 8 bits dummy Ack A(6:0) & R/W Command code Set R when read back the data sequence is as follows: Clock Address Ack A(6:0) & R/W 8.3 SERIAL ...
Page 9
... W83194R-17 Frequency table selection by software via I SSEL2 SSEL1 SSEL0 W83194R-17A Frequency table selection by software via I SSEL2 SSEL1 SSEL0 ...
Page 10
Register 2: PCI Clock Register (1 = Active Inactive) Bit @PowerUp Pin 8.3.4 ...
Page 11
Register 5: Peripheral Control (1 = Active Inactive) Bit @PowerUp Pin 8.3.7 Register ...
Page 12
SPECIFICATIONS 9.1 ABSOLUTE MAXIMUM RATINGS Stresses greater than those listed in this table may cause permanent damage to the device. Precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. ...
Page 13
DC CHARACTERISTICS ± Vdd = Vddq2= Vddq3 = 3.3V Parameter Symbol Input Low Voltage Input High Voltage Input Low Current Input High Current Output Low Voltage Output High Voltage I = 4mA OH Tri-State ...
Page 14
BUFFER CHARACTERISTICS 9.4.1 TYPE 1 BUFFER FOR CPU (0:3) Parameter Symbol Pull-Up Current Min I Pull-Up Current Max I Pull-Down Current Min I Pull-Down Current Max Rise/Fall Time Min T Between 0.4 V and 2.0 V Rise/Fall Time Max ...
Page 15
TYPE 3 BUFFER FOR REF (0:1), 24MHZ, 48MHZ Parameter Symbol Pull-Up Current Min I OH(min) Pull-Up Current Max I OH(max) Pull-Down Current Min I OL(min) Pull-Down Current Max I Rise/Fall Time Min T Between 0.8 V and 2.0 V ...
Page 16
POWER MANAGEMENT TIMING 10.1 CPU_STOP# Timing Diagram CPUCLK (Internal) PCICLK (Internal) PCICLK_F CPU_STOP# CPUCLK[0:3] SDRAM For synchronous Chipset, CPU_STOP# pin is a synchronous “ active low ” input pin used to stop the CPU clocks for low power operation. ...
Page 17
OPERATION OF DUAL FUCTION PINS Pins 25, and 26 are dual function pins and are used for selecting different functions in this device (see Pin description). During power up, these pins are in input mode (see ...
Page 18
Vdd Series Ω 10k Terminating Resistor Device Pin Ω 10k Ground Programming Header Vdd Pad Ground Pad Series 10kΩ Terminating Resistor Device Pin - 18 - Clock Trace EMI Reducing Cap Optional Ground Clock Trace EMI Reducing Cap Optional Ground ...
Page 19
... Vdd pins must be thick enough so that voltage drops across the trace resistance is negligible. FB1 Vdd Vdd Plane (3.3V) C1 C31 C32 C33 C34 - 19 - W83194R-17/-17A Vdd2 Plane ...
Page 20
... W83194R-17 28051234 814GBB W83194R-17A 28051234 814GBB 1st line: Winbond logo and the type number: W83194R-17/-17A 2nd line: Tracking code 2 8051234 2: wafers manufactured in Winbond FAB 2 8051234: wafer production series lot number 3rd line: Tracking code 814: packages made in '98, week 14 G: assembly house ID; A means ASE, S means SPIL, G means GR ...
Page 21
PACKAGE DRAWING AND DIMENSIONS Headquarters No. 4, Creation Rd. III Science-Based Industrial Park Hsinchu, Taiwan TEL: 886-35-770066 FAX: 886-35-789467 www: http://www.winbond.com.tw/ Taipei Office 9F, No. 480, Rueiguang Road, Neihu District, Taipei, 114, Taiwan TEL: 886-2-81777168 FAX: 886-2-87153579 Please note ...