uaa2068g NXP Semiconductors, uaa2068g Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
uaa2068g
Manufacturer Part Number
uaa2068g
Description
Transmit Chain And Synthesizer With Integrated Vco For Dect
Manufacturer
NXP Semiconductors
Datasheet
1.UAA2068G.pdf
(20 pages)
Philips Semiconductors
Table 1 Mode control; note 1
Notes
1. X = don’t care.
2. PLL blocks are the main divider, reference divider, phase detector and charge pump.
3. A reference signal is needed on pin XTAL for correct operation.
1998 Nov 19
VCO, buffer, doubler, RF switch, TX preamplifier and LO buffer
powered-down
VCO, buffer, doubler, RF switch and TX preamplifier powered-up
LO buffer powered-down
Nominal RF signal at TX output
VCO, buffer, doubler, RF switch and TX preamplifier powered-up
LO buffer powered-down
No RF signal output
VCO, buffer, doubler, RF switch and LO buffer powered-up
TX preamplifier powered-down
Nominal RF signal at LO buffer output
VCO, buffer, doubler, RF switch and LO buffer powered-up
TX preamplifier powered-down
No RF signal output
To power-down PLL blocks; notes 2 and 3
To power-up PLL blocks; notes 2 and 3
All blocks in power-down state; notes 2 and 3
New PLL division ratio is loaded and the PLL blocks are powered-up
on the rising edge of S_EN; note 3
Transmit chain and synthesizer with
integrated VCO for DECT
BLOCK STATUS
8
VCO_ON
0
1
1
1
1
1
1
0
1
R_OFF
X
X
X
X
X
1
1
0
0
T_EN
Product specification
UAA2068G
X
X
X
X
X
1
0
0
1
S_EN
0 to 1
X
X
X
X
X
0
1
0