pxf4333 Infineon Technologies Corporation, pxf4333 Datasheet - Page 215

no-image

pxf4333

Manufacturer Part Number
pxf4333
Description
Abm 3g Atm Buf Fer Manager
Manufacturer
Infineon Technologies Corporation
Datasheet
QIDvalid
Data Sheet
’1’
Note: To activate or deactivate a dummy queue, command bit
Queue Enable:
’DQac’ must be set in conjunction with setting or resetting bit
’RSall’.
The queue is always scheduled/re-scheduled with its
specific rate independent of the queue filling level.
Scheduling an empty queue results in an ’empty cell
cycle’ (no cell is emitted during this cycle).
A so called ’dummy queue’ is used for generating empty
cell cycles.
Note: ’RSall’ can be set with connection setup (together
Note: ’RSall’ can be reset anytime while the queue is
with QIDvalid=’1’) or anytime while the queue is
enabled.
After setting bit ’RSall’, the ABM-3G will
automatically
acknowledge the first dummy schedule event.
The ’RSall’ information is internally conveyed to
the scheduler. This process is acknowledged by
an interrupt (Bit ’UDQRD/DDQRD’ in Register
103: ISRC). It is recommended not to select any
other table or table entry while waiting for this
acknowledge.
enabled. In response to resetting ’RSall’ the
ABM-3G will generate an interrupt (Bit ’UDQRD/
DDQRD’ in Register 103: ISRC) and reset bit
’MGconf/DQsch’ in this table.
215
set
bit
’MGconf/DQsch’
Register Description
PXF 4333 V1.1
2001-12-17
ABM-3G
to

Related parts for pxf4333