lpc1778 NXP Semiconductors, lpc1778 Datasheet - Page 33

• Manufacturer Part Number: lpc1778
• Description: 32-bit Arm Cortex-m3 Microcontroller; Up To 512 Kb Flash And 96 Kb Sram; Usb Device/host/otg; Ethernet; Lcd; Emc
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 4.
Not all functions are available on all parts. See
LPC178x_7x
Objective data sheet
Ball
Row A
1
5
9
13
17
Row B
1
5
9
13
17
Row C
1
5
9
13
17
Row D
Symbol
P3[27]/ EMC_D[27]/
PWM1[4]/ T1_CAP0
P1[4]/ ENET_TX_EN/
T3_MAT2/
SSP2_MISO
P1[17]/ ENET_MDIO/
I2S_RX_MCLK
P3[20]/ EMC_D[20]/
PWM0_5/ U1_DSR
P1[5]/ ENET_TX_ER/
SD_PWR/ PWM0_3
P3[2]/ EMC_D[2]
P1[1]/ ENET_TXD1/
T3_MAT3/
SSP2_MOSI
P4[25]/ EMC_WE
VDD(3V3)
P2[0]/ PWM1[1]/
U1_TXD/ LCD_PWR
P3[13]/ EMC_D[13]
P3[9]/ EMC_D[9]
VDD(3V3)
P0[7]/ I2S_TX_SCK/
SSP1_SCK/
T2_MAT1/ LCD_VD[9]
VDD(3V3)
Pin allocation table TFBGA208
Ball Symbol
2
6
10
14
18
2
6
10
14
18
2
6
10
14
P3[22]/ EMC_D[22]/
VSS
P1[9]/ ENET_RXD0/
T3_MAT0
P1[3]/ ENET_TXD3/
SD_CMD/ PWM0_2
P1[11]/ ENET_RXD2/
SD_DAT[2]/ PWM0_6
-
P3[10]/ EMC_D[10]
VSS
P4[29]/ EMC_BLS3/
U3_RXD/ T2_MAT1/
I2C2_SCL/
LCD_VD[7]/
LCD_VD[11]/
LCD_VD[3]
P3[19]/ EMC_D[19]/
PWM0_4/ U1_DCD
-
JTAG_TDI
PWM0_CAP0/ U1_RI
P3[21]/
EMC_D[21]/PWM0_6/
U1_DTR
P0[9]/ I2S_TX_SDA/
SSP1_MOSI/
T2_MAT3/
LCD_VD[17]
-
All information provided in this document is subject to legal disclaimers.
Table 2
Rev. 00.04 — 8 July 2010
and
Table 7
Ball
3
7
11
15
19
3
7
11
15
19
3
7
11
15
(EMC pins).
Symbol
P1[0]/ ENET_TXD0/
T3_CAP1/ SSP2_SCK
P1[14]/
ENET_RX_ER/
T2_CAP0
P4[15]/ EMC_A[15]
P0[8]/ I2S_TX_WS/
SSP1_MISO/
T2_MAT2/
LCD_VD[16]
-
P3[1]/ EMC_D[1]
P4[30]/ CS0
P1[6]/ ENET_TX_CLK/
SD_DAT[0]/ PWM0_4
P4[14]/ EMC_A[14]
-
T3_MAT3/ U4_TXD
P1[8]/ ENET_CRS
(ENET_CRS_DV)/
T3_MAT1/
SSP2_SSEL
P4[28]/ EMC_BLS2/
U3_TXD/ T2_MAT0/
LCD_VD[6]/
LCD_VD[10]/
LCD_VD[2]
P3[18]/ EMC_D[18]/
PWM0_3/ U1_CTS
P5[4]/ U0_OE/
-
32-bit ARM Cortex-M3 microcontroller
Ball
4
8
12
16
20
4
8
12
16
20
4
8
12
16
LPC178x/7x
Symbol
P4[31]/ CS1
P1[15]/
ENET_RX_CLK
(ENET_REF_CLK)/
I2C2_SDA
VSS
SD_DAT[3]/
PWM0_CAP0
-
P4[24]/ EMC_OE
P0[4]/ I2S_RX_SCK/
CAN_RD2/ T2_CAP0/
LCD_VD[0]
P4[13]/ EMC_A[13]
-
U3_TXD
T3_CAP0
P1[12]/ ENET_RXD3/
P3[0]/ EMC_D[0]
P0[2]/ U0_TXD/
P1[10]/ ENET_RXD1/
P0[5]/ I2S_RX_WS/
CAN_TD2/ T2_CAP1/
LCD_VD[1]
P4[12]/ EMC_A[12]
-
© NXP B.V. 2010. All rights reserved.
33 of 112