lpc1756 NXP Semiconductors, lpc1756 Datasheet - Page 16

• Manufacturer Part Number: lpc1756
• Description: 32-bit Arm Cortex-m3 Mcu Up To 512 Kb Flash And 64 Kb Sram With Ethernet, Usb 2.0 Host/device/otg, Can
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC1758_56_54_52_51_2
Objective data sheet
7.7.1 Features
7.7.2 Interrupt sources
7.7 Nested Vectored Interrupt Controller (NVIC)
7.8 Pin connect block
7.9 General purpose DMA controller
The NVIC is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low
interrupt latency and efficient processing of late arriving interrupts.
Each peripheral device has one interrupt line connected to the NVIC but may have several
interrupt flags. Individual interrupt flags may also represent more than one interrupt
source.
Any pin on PORT0 and PORT2 (total of 30 pins) regardless of the selected function, can
be programmed to generate an interrupt on a rising edge, a falling edge, or both.
The pin connect block allows selected pins of the microcontroller to have more than one
function. Configuration registers control the multiplexers to allow connection between the
pin and the on-chip peripherals.
Peripherals should be connected to the appropriate pins prior to being activated and prior
to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is
not mapped to a related pin should be considered undefined.
Most pins can also be configured as open-drain outputs or to have a pull-up, pull-down, or
no resistor enabled.
The GPDMA is an AMBA AHB compliant peripheral allowing selected
LPC1758/56/54/52/51 peripherals to have DMA support.
The GPDMA enables peripheral-to-memory, memory-to-peripheral,
peripheral-to-peripheral, and memory-to-memory transactions. The source and
destination areas can each be either a memory region or a peripheral, and can be
accessed through the AHB master. The GPDMA controller allows data transfers between
the USB and Ethernet (LPC1758 only) controllers and the various on-chip SRAM areas.
The supported APB peripherals are SSP0/1, all UARTs, the I
and the DAC. Two match signals for each timer can be used to trigger DMA transfers.
Remark: Note that the DAC is not available on the LPC1752/51, and the I
is not available on the LPC1754/52/51.
•
•
•
•
•
•
Controls system exceptions and peripheral interrupts
In the LPC1758/56/54/52/51, the NVIC supports 33 vectored interrupts
32 programmable interrupt priority levels, with hardware priority level masking
Relocatable vector table
Non-Maskable Interrupt (NMI)
Software interrupt generation
Rev. 02 — 11 February 2009
LPC1758/56/54/52/51
32-bit ARM Cortex-M3 microcontroller
2
S-bus interface, the ADC,
© NXP B.V. 2009. All rights reserved.
2
S-bus interface
16 of 71