ep9315 Cirrus Logic, Inc., ep9315 Datasheet - Page 34

no-image

ep9315

Manufacturer Part Number
ep9315
Description
Enhanced Universal Platform System-on-chip Processor
Manufacturer
Cirrus Logic, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep9315-CB
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
ep9315-CB
Manufacturer:
ALTERA
0
Part Number:
ep9315-CBZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
ep9315-CBZ
Manufacturer:
ALTERA
0
Part Number:
ep9315-CBZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
ep9315-CBZ
Quantity:
48
Part Number:
ep9315-IB
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
ep9315-IBZ
Manufacturer:
CIRRUS
Quantity:
13
Part Number:
ep9315-IBZ
Manufacturer:
CIRRUS
Quantity:
347
Part Number:
ep9315CBZ
Manufacturer:
INF
Quantity:
2 754
Part Number:
ep9315CBZ
Manufacturer:
CIRRUS
Quantity:
20 000
EP9315
Enhanced Universal Platform SOC Processor
PIO Data Transfers
34
Cycle time
Address valid to DIORn / DIOWn setup
DIORn / DIOWn 16-bit
DIORn / DIOWn recovery time
DIOWn data setup
DIOWn data hold
DIORn data setup
DIORn data hold
DIORn data high impedance state
DIORn / DIOWn to address valid hold
Read Data Valid to IORDY
active (if IORDY initially low after t
IORDY Setup time
IORDY Pulse Width
IORDY assertion to release
DIOWn assert to data valid
Note:
1. t
2. This parameter specifies the time from the negation edge of DIORn to the time that the data bus is released by the device.
3. The delay from the activation of DIORn or DIOWn until the state of IORDY is first sampled. If IORDY is inactive then the host
4. Timings based upon software control. See User’s Guide.
5. All IDE timing is based upon HCLK = 100 MHz.
negation time. A host implementation shall lengthen t
reported in the devices IDENTIFY DEVICE data. A device implementation shall support any legal host implementation.
shall wait until IORDY is active before the register transfer cycle is completed. If the device is not driving IORDY negated at
negated at the time t
the t
0
is the minimum total cycle time, t
A
after the activation of DIORn or DIOWn, then t
Parameter
A
)
A
after the activation of DIORn or DIOWn, then t
©
Copyright 2005 Cirrus Logic (All Rights Reserved)
(max)
(max)
(max)
(max)
(min)
(min)
(min)
(min)
(min)
(min)
(min)
(min)
(min)
(min)
2
is the minimum DIORn / DIOWn assertion time, and t
(Note 1, 4)
(Note 1, 4)
(Note 1, 4)
(Note 2, 4)
(Note 3, 4)
(Note 4)
(Note 4)
(Note 4)
(Note 4)
(Note 4)
5
2
shall be met and t
and/or t
2i
Symbol
to ensure that t
t
t
DDV
t
t
RD
t
t
t
t
t
t
t
t
t
t
t
6z
2i
A
B
C
0
1
2
3
4
5
6
9
RD
RD
shall be met and t
Mode 0
is not applicable. If the device is driving IORDY
(in ns)
1250
600
165
70
60
20
30
20
35
10
0
0
0
5
-
0
is equal to or greater than the value
Mode 1
(in ns)
1250
383
125
50
45
20
30
15
35
10
2i
0
0
0
5
5
-
is the minimum DIORn / DIOWn
is not applicable.
Mode 2
(in ns)
1250
240
100
30
30
20
30
10
35
10
0
0
0
5
-
Mode 3
(in ns)
1250
180
30
80
70
30
20
30
10
35
10
0
0
0
5
DS638PP4
Mode 4
(in ns)
1250
120
25
70
25
20
20
30
10
35
10
0
0
0
5

Related parts for ep9315