mc9s12hz256v2 Freescale Semiconductor, Inc, mc9s12hz256v2 Datasheet - Page 185

• Manufacturer Part Number: mc9s12hz256v2
• Description: Hcs12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

5.4.2
The clock generator creates the clocks used in the MCU (see
top of the individual clock gates indicates the dependencies of different modes (stop, wait) and the setting
of the respective configuration bits.
The peripheral modules use the bus clock. Some peripheral modules also use the oscillator clock. The
memory blocks use the bus clock. If the MCU enters self-clock mode (see
Mode”), oscillator clock source is switched to PLLCLK running at its minimum frequency f
clock is used to generate the clock visible at the ECLK pin. The core clock signal is the clock for the CPU.
The core clock is twice the bus clock as shown in
one bus clock.
PLL clock mode is selected with PLLSEL bit in the CLKSEL register. When selected, the PLL output
clock drives SYSCLK for the main system including the CPU and peripherals. The PLL cannot be turned
off by clearing the PLLON bit, if the PLL clock is selected. When PLLSEL is changed, it takes a maximum
Freescale Semiconductor
EXTAL
XTAL
System Clocks Generator
OSCILLATOR
Condition
Gating
PHASE
LOCK
LOOP
= Clock Gate
OSCCLK
PLLCLK
Monitor
Clock
Figure 5-17. System Clocks Generator
MC9S12HZ256 Data Sheet, Rev. 2.05
PLLSEL or SCM
1
0
1
0
SCM
Figure
STOP(PSTP,PCE),
STOP(PSTP,PRE),
WAIT(COPWAI),
WAIT(SYSWAI),
WAIT(RTIWAI),
WAIT(SYSWAI),
STOP(PSTP)
COP enable
RTI enable
STOP
STOP
5-18. But note that a CPU cycle corresponds to
SYSCLK
Figure
Chapter 5 Clocks and Reset Generator (CRGV4)
5-17). The gating condition placed on
WAIT(CWAI,SYSWAI),
2
Section 5.4.7.2, “Self-Clock
STOP
CLOCK PHASE
GENERATOR
COP
RTI
SCM
Pseudo-Stop Mode
(running during
Core Clock
Bus Clock
. The bus
Oscillator
Oscillator
Clock
Clock
185