wm8569seds-v Wolfson Microelectronics plc, wm8569seds-v Datasheet - Page 17
![no-image](/images/no-image-200.jpg)
wm8569seds-v
Manufacturer Part Number
wm8569seds-v
Description
24-bit, 192khz Stereo Codec With Volume Control
Manufacturer
Wolfson Microelectronics plc
Datasheet
1.WM8569SEDS-V.pdf
(36 pages)
Production Data
DIGITAL AUDIO INTERFACE
w
MASTER AND SLAVE MODES
The audio interface operates in either Slave or Master mode, selectable using the DACMS and
ADCMS control bits. In both Master and Slave modes DIN is always an input to the WM8569 and
DOUT is always an output. The default is Slave mode.
In Slave mode, DACLRC, ADCLRC, DACBCLK and ADCBCLK are inputs to the WM8569 (Figure
11). DIN and DACLRC are sampled by the WM8569 on the rising edge of DACBCLK. ADC data is
output on DOUT and changes on the falling edge of ADCBCLK.
By setting the control bit DACBCP the polarity of DACBCLK may be reversed so that DIN is sampled
on the falling edge of DACBCLK. By setting the control bit ADCBCP, the polarity of ADCBCLK may
be reversed so that DOUT changes on the rising edge of ADCBCLK.
Figure 11 Slave Mode
In Master mode, DACLRC, ADCLRC, DACBCLK and ADCBCLK are outputs from the WM8569
(Figure 12). DACLRC, ADCLRC, DACBCLK and ADCBCLK are generated by the WM8569. DIN is
sampled by the WM8569 on the rising edge of DACBCLK so the controller must output DAC data
that changes on the falling edge of DACBCLK. ADC data is output on DOUT and changes on the
falling edge of ADCBCLK.
By setting the control bit DACBCP the polarity of DACBCLK may be reversed so that DIN is sampled
on the falling edge of DACBCLK. By setting the control bit ADCBCP, the polarity of ADCBCLK may
be reversed so that DOUT changes on the rising edge of ADCBCLK.
Figure 12 Master Mode
PD Rev 4.0 June 2006
WM8569
17