isppac-powr6at6 Lattice Semiconductor Corp., isppac-powr6at6 Datasheet
isppac-powr6at6
Available stocks
Related parts for isppac-powr6at6
isppac-powr6at6 Summary of contents
Page 1
... Industrial temperature range: -40°C to +85°C • 32-pin QFN package, only 5mm x 5mm, lead- free option Description Lattice’s Power Manager II ispPAC-POWR6AT6 is a general-purpose power-supply monitoring and margin- ing controller, incorporating in-system programmable analog functions implemented in non-volatile E technology. The ispPAC-POWR6AT6 device provides six independent analog input channels to monitor up to six power supply test points ...
Page 2
... Lattice Semiconductor Figure 1. ispPAC-POWR6AT6 Block Diagram VMON1 VMON1GS VMON2 VMON2GS VMON3 VMON3GS VMON4 VMON4GS VMON5 VMON5GS VMON6 VMON6GS SCL Interface SDA Decoder Set Point Registers ADC Control Logic OSC ispPAC-POWR6AT6 2 ispPAC-POWR6AT6 Data Sheet DAC TrimCell 1 DAC TrimCell 2 DAC TrimCell 3 DAC ...
Page 3
... Programmable DAC Offset -320mV to +320mV from Programmable DAC Offset 3 ispPAC-POWR6AT6 Data Sheet Description Trim Select Input 0 Trim Select Input 1 Enables closed loop trim process (asserted low) Signals that all TrimCells selected for closed- loop trim have reached a trim locked condi- tion. Can be confi ...
Page 4
... GND pin. 4. VCCA and VCCD pins must be connected together on the circuit board. Pin Type Voltage Range 4 ispPAC-POWR6AT6 Data Sheet Description JTAG Test Data Out JTAG Test Clock Input JTAG Test Mode Select; Internal Pullup JTAG Test Data In; Internal Pullup ...
Page 5
... True for Vmon input voltage from 600mV to 2.048V. Values less than 600mV will see higher input impedance values. Parameter Conditions Parameter pins MON pins MONGS CLTLOCK/SMBA (Note 1) Power applied Conditions supplies. ) MON Conditions 1 Input mode = Attenuated Input mode = Unattenuated 5 ispPAC-POWR6AT6 Data Sheet Min. Max. -0.5 4.5 -0.5 4.5 -0.5 6 -0.5 6 -0.5 6 -0.5 6 -65 150 -65 125 Conditions Min ...
Page 6
... This is the total resultant error in the trimmed power supply output voltage referred to any DAC code due to the DAC’s INL, DNL, gain, out- put impedance, offset error and bipolar offset error across the industrial temperature range and the ispPAC-POWR6AT6 operating V and V ranges ...
Page 7
... SCL, SDA TDI, TMS 2.5V CCJ VPS[0:1], TDI, TMS, CLTENb 3.3V CCD CCJ SCL, SDA TDI, TMS 2.5V CCJ I = 20mA SINK ; TDO, TDI, TMS referenced to V CCD Definition 7 ispPAC-POWR6AT6 Data Sheet Min. Typ. Max. +/-10 70 0.8 30% V 0.7 2.0 70 CCD CCD 1.7 0.8 . CCJ 100KHz 400KHz Min. ...
Page 8
... Conditions SU1 CKH Select-DR Scan SU1 H SU1 CKL PWP CKH Run-Test/Idle (Program) Select-DR Scan 8 ispPAC-POWR6AT6 Data Sheet Min. Typ. Max. 10 — — 30 — — 30 — — 200 — — — — 10 — — — — 10 — ...
Page 9
... VIL State Update-IR Run-Test/Idle (Erase or Program SU1 PWV CKH Run-Test/Idle (Program) Select-DR Scan SU1 PWP CKH Select-DR Scan 9 ispPAC-POWR6AT6 Data Sheet SU1 H SU1 CKH CKL Update-IR t (Actual) HVDIS SU1 H SU1 H SU1 t t ...
Page 10
... Theory of Operation Voltage Measurement with the On-chip Analog to Digital Converter (ADC) The ispPAC-POWR6AT6 has an on-chip analog to digital converter that can be used for measuring the voltages at the VMON inputs. The ADC is also used in closed loop trimming of DC-DC converters. Close loop trimming is cov- ered later in this document. ...
Page 11
... Controlling Power Supply Output Voltage with the Margin/ Trim Block One of the key features of the ispPAC-POWR6AT6 is its ability to make adjustments to the power supplies that it may also be monitoring. This is accomplished through the Trim and Margin Block of the device. The Trim and Mar- gin Block can adjust voltages six different power supplies through TrimCells as shown in Figure 7. The DC- DC blocks in the fi ...
Page 12
... CLTLOCK/SMBA Input From ADC Mux Read – 10-bit ADC Code There are six TrimCells in the ispPAC-POWR6AT6 device, enabling simultaneous control six individual power supplies. Each TrimCell can generate up to four trimming voltages to control the output voltage of the DC-DC converter. Figure 8. TrimCell Driving a Typical DC-DC Converter ...
Page 13
... R1, R2, and R3 are described in a separate application note. Voltage Profile Control The Margin / Trim Block of ispPAC-POWR6AT6 consists of six TrimCells. Because all six TrimCells in the Margin / Trim Block are controlled by a common voltage profile control signals, they all operate at the same voltage profile. ...
Page 14
... This operation iterates until the setpoint and the DC-DC converter voltage are equal. Figure 10 shows the closed loop trim operation of a TrimCell. At regular intervals (as determined by the Update Rate Control register) the ispPAC-POWR6AT6 device initiates the closed loop power supply voltage correction cycle through the following blocks: • ...
Page 15
... The delay is the time required for ispPAC-POWR6AT6 control logic to complete a trim update cycle. Table 2 shows typical times for update cycles based on which of four trim rates is initially chosen in PAC-Designer. When the trim process is halted, it should also be noted the trim output DACs have constant voltage output levels (corresponding to their last input code setting). This condition can be safely maintained indefi ...
Page 16
... Otherwise, if control of when closed-loop trimming begins is not critical, the CLTENb pin can be tied to ground. This will cause closed-loop trim to begin immediately after the initial power on of the ispPAC-POWR6AT6 is completed. Closed Loop Trim Start-up Behavior The contents of the closed loop register, upon power-up, will contain a value 80h (Bipolar-zero) value ...
Page 17
... Each slave device on a given I C bus is assigned a unique address. The ispPAC-POWR6AT6 implements the 7-bit addressing portion of the standard. Any 7-bit address can be assigned to the ispPAC-POWR6AT6 device by pro- gramming through JTAG. When selecting a device address, one should note that several addresses are reserved ...
Page 18
... START DEVICE ADDRESS (7 BITS) Reading a data byte from the ispPAC-POWR6AT6 requires two separate bus transactions (Figure 14). The first transaction writes the register address from which a data byte read. Note that since no data is being written to the device, the transaction is concluded after the second byte frame. The second transaction performs the actual read. The fi ...
Page 19
... CLTLOCK_status bit is set to a “1”. 2 The I C closed-loop trim register has one read/write bit (cltlock_status). When ispPAC-POWR6AT6 is configured in PAC-Designer to operate in SMBus Alert mode set to a “1” by device control logic to send an SMBus Alert. Logic then waits for acknowledged by a host I ...
Page 20
... C Closed Loop Trim Status Register 0x00 – CLTLOCK_STATUS (b6 = Read/Write; all others Read Only) X SMBA possible to read the value of the voltage present on any of the VMON inputs by using the ispPAC-POWR6AT6’s ADC. Three registers provide the I Figure 16. ADC Interface Registers 0x01 - ADC_VALUE_LOW (Read Only ...
Page 21
... UES31 UES30 b7 2 The I C interface also provides the ability to initiate reset operations. The ispPAC-POWR6AT6 may be reset by issu- 2 ing a write of any value to the I C RESET register (Figure 18). Refer to the RESET Command via JTAG or I tion of this data sheet for further information. ...
Page 22
... Figure 18 Reset Register 0x8 - RESET (Write Only The ispPAC-POWR6AT6 also provides the user with the ability to program the trim values over the I writing the appropriate binary word to the associated trim register (Figure 19). 2 Figure 19 Trim Registers 0x9 - TRIM1_TRIM (Read/Write) ...
Page 23
... Determine “Lock” status of Trim-n The ispPAC-POWR6AT6 contains trim detection processing circuitry to signal when closed-loop trimming is com- plete for selected trim output pins. This signal is output on the closed-loop control output pin (CLTLOCK/SMBA) which has a open drain output and is normally asserted low (pull down). When all closed-loop trim output pins reach a completion or trim “ ...
Page 24
... The typical flow for an SMBAlert transaction is as follows (Figure 22 closed loop trim register SMBA bit is forced to high by internal ispPAC-POWR6AT6 control logic when- ever the trim lock status changes 2. ispPAC-POWR6AT6 closed-loop trim control logic pulls the CLTLOCK/SMBA pin low 3. Master responds to interrupt from SMBA line 4 ...
Page 25
... After CLTLOCK/SMBA has been released, the bus master (typically a microcontroller) may opt to perform some service functions in which it may send data to or read data from the ispPAC-POWR6AT6. As part of the service functions, the bus master will typically need to clear whatever condition initiated the SMBAlert request (power sup- ply malfunction, etc ...
Page 26
... It demonstrates proper layout techniques for the ispPAC-POWR1220AT8 which also apply to the ispPAC-POWR6AT6 and can be used in real time to check circuit operation as part of the design process. Input and output connections are provided to aid in the evaluation of either device for a given application. (Figure 24). ...
Page 27
... E CMOS cells these non-volatile cells that store the configuration or the ispPAC-POWR6AT6. A set of instruc- tions are defined that access all data registers and perform other internal control operations. For compatibility between compliant devices, two data registers are mandated by the IEEE 1149.1 specification. Others are func- tionally specifi ...
Page 28
... BYPASS and EXTEST instruction code patterns being specifically called out (all ones and all zeroes respec- tively). The ispPAC-POWR6AT6 contains the required minimum instruction set as well as one from the optional instruction set. In addition, there are several proprietary instructions that allow the device to be configured and ver- ifi ...
Page 29
... TDI and TDO. Again, since the ispPAC-POWR6AT6 has no boundary scan logic, the device is put in the BYPASS mode to ensure specification compatibility. The bit code of this instruction is defined by the 1149.1 standard to be all zeros (000000). ...
Page 30
... A brief description of each unique instruction is provided in detail below, and the bit codes are found in Table 7. BULK_ERASE - This instruction will bulk erase the ispPAC-POWR6AT6. The action occurs at the second rising edge of TCK in Run-Test-Idle JTAG state. The device must already be in programming mode (PROGRAM_ENABLE instruction) ...
Page 31
... Lattice Semiconductor RESET - This command resets the ispPAC-POWR6AT6 to a condition near that of the power-on reset state (refer to 2 reset command via JTAG section of this data sheet for more details and known exceptions). ERASE_DONE_BIT - This instruction erases the ispPAC-POWR6A6 DONE bit. ...
Page 32
... AND 0.25 mm FROM TERMINAL TIP. APPLIES TO EXPOSED PORTION OF TERMINALS 0. 0. 4.75 5.00 L 32X 0. SYMBOL ispPAC-POWR6AT6 Data Sheet PIN #1 ID FIDUCIAL LOCATED IN THIS ARE DIEPAD (EXPOSED BACKSIDE 3.5 4X BOTTOM VIEW MIN. NOM. MAX 0.85 1.00 0.00 0.01 ...
Page 33
... Lattice Semiconductor Part Number Description ispPAC-POWR6AT6 - 01XX32X Device Family Device Number *Contact factory for package availability. Ordering Information Conventional Packaging Part Number ispPAC-POWR6AT6-01N32I Lead-Free Packaging Part Number ispPAC-POWR6AT6-01NN32I Package Options TDO VCCJ TCK TDI TMS CLTENb VPS0 VPS1 Package QFN Package ...
Page 34
... Initial release. Data sheet status changed to “Final.” Increased Max DAC output current to +/- 200 µA. Included V and V specifications for References to Die Pad added to Pin Descriptions table, Recommended Operating Condi- tions table and Package Options diagram. 34 ispPAC-POWR6AT6 Data Sheet 2 C interface. ...