saa4700 NXP Semiconductors, saa4700 Datasheet
saa4700
Available stocks
Related parts for saa4700
saa4700 Summary of contents
Page 1
... DATA SHEET SAA4700 VPS dataline processor Preliminary specification File under Integrated Circuits, IC02 INTEGRATED CIRCUITS March 1991 ...
Page 2
... Storage of data line information bit register bank 2 I C-bus transmission GENERAL DESCRIPTION The SAA4700 is a bipolar integrated circuit designed for use in dataline receivers and incorporates a dataline slicer and decoder. The slicer extracts the dataline signal from the video signal and regenerates the data clock ...
Page 3
... Table 1; and the organization of transmitted bytes is shown in Table 2. Out of the fifteen possible 8-bit words the SAA4700 extracts words 5 and 11 to 14. The contents of these words 2 can be read via the built-in I C-bus interface. The circuit is fully ...
Page 4
... DAV returnes to HIGH after the beginning of the next first field Preliminary specification SAA4700 CVBS SYNC 2 17 GND1 GND2 black SAA4700 osc CSO DAV SCL SDA MBH796 Fig.2 Pin configuration no valid data is available DAV remains HIGH ...
Page 5
... Preliminary specification SAA4700 ...
Page 6
... Fig.4 Timing diagram of dataline 16; modulation depth 71.4%. March 1991 s run in (word 1) start code (word error Fig.3 Timing diagram of start code detection. 0.7 V 12.5 1 Preliminary specification word 0 SAA4700 MEH097 MEH098 ...
Page 7
... CVBS input DAV output line 16 start code pulse word 5 latch pulse word 11 latch pulse word 14 latch pulse Fig.5 Timing diagram of the data available output and word latch pulses. March 1991 Preliminary specification SAA4700 MEH096 ...
Page 8
... HIGH OH I output current LOW OL I output current HIGH OH March 1991 PARAMETER PARAMETER CONDITIONS sync-to-white note 1; Fig.4 line 16; Fig.4 note 2 8 Preliminary specification SAA4700 MIN. MAX. 0.5 6.0 V 0.5 6 125 MIN. MAX. 78 K/W MIN. TYP. MAX. ...
Page 9
... If the open collector output DAV is used, a pull-up resistor to V March 1991 CONDITIONS MIN 4.7 4.0 note 2 address 23H 0 address 21H 2.4 note 2 reset active reset non-active 2.4 0.01 is necessary Preliminary specification SAA4700 TYP. MAX. UNIT 100 kHz 0 ...
Page 10
... AD = HIGH respectively LOW on pin 7 (the circuit is only a slave transmitter) acknowledge, generated by the slave or the master five data bytes, see words in Table 1 stop condition respectively non-acknowledge by the microcontroller 10 Preliminary specification 75 k (2%) DAV SCL SDA MEH135 DATA A DATA SAA4700 A DATA P ...
Page 11
... 0.53 1.40 0.32 21.8 0.38 1.14 0.23 21.4 0.021 0.055 0.013 0.86 0.015 0.044 0.009 0.84 REFERENCES JEDEC EIAJ 11 Preliminary specification ( 6.48 3.9 8.25 2.54 7.62 6.20 3.4 7.80 0.26 0.15 0.32 0.10 0.30 0.24 0.13 0.31 EUROPEAN PROJECTION SAA4700 SOT102-1 ( max. 9.5 0.254 0.85 8.3 0.37 0.01 0.033 0.33 ISSUE DATE 93-10-14 95-01-23 ...
Page 12
... If the bit temperature is between 300 and 400 C, contact may seconds components conveys a license under the Philips’ system provided the system conforms to the I 12 Preliminary specification SAA4700 ). If the stg max 2 C patent to use the 2 C specification defined by ...