hys64d320x0edl-5-d Qimonda, hys64d320x0edl-5-d Datasheet - Page 21

no-image

hys64d320x0edl-5-d

Manufacturer Part Number
hys64d320x0edl-5-d
Description
200-pin Small Outline Dual -in-line Memory Modules
Manufacturer
Qimonda
Datasheet
8) These parameters guarantee device timing, but they are not necessarily tested on each device.
9) Fast slew rate ≥ 1.0 V/ns, slow slew rate ≥ 0.5 V/ns and < 1 V/ns for command/address and CK & CK slew rate > 1.0 V/ns, measured
10) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
11) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition
12) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system
Rev. 0.60, 2008-05
05282008-IARQ-5WHU
between
is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the
bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from
HIGH to LOW at this time, depending on
performance (bus turnaround) degrades accordingly.
V
OH(ac)
and
V
OL(ac)
.
t
DQSS
.
21
Small Outline DDR SDRAM Modules
HYS64D[32/64]0x0EDL–[5/6]–D
Advance Internet Data Sheet

Related parts for hys64d320x0edl-5-d