saa5700 NXP Semiconductors, saa5700 Datasheet
saa5700
Available stocks
Related parts for saa5700
saa5700 Summary of contents
Page 1
... DATA SHEET SAA5700 Chinese Character System Teletext (CCST) decoder Preliminary specification File under Integrated Circuits, IC02 INTEGRATED CIRCUITS 1997 May 16 ...
Page 2
... GENERAL DESCRIPTION The SAA5700 is a Chinese teletext decoder suitable for TV and multimedia applications. It incorporates all the data slicing, acquisition and display circuitry on-chip, as well as the logic for memory management. An external DRAM is used to store the currently displayed page and also the precaptured teletext pages ...
Page 3
... SAA5700 Fig.1 Block diagram. 3 Preliminary specification 14,16, 26 ACQUISITION TIMING 1 OSCOUT OSCILLATOR 6 MHz 64 AND CLOCK OSCIN GENERATOR 59 RESET 63 DCL 60 DDA PROCESSOR 61 SCL BLOCK 62 SDA 24 MHz DISPLAY G INTERFACE BLAN 17 LFB DISPLAY 18 TIMING FFB/STTV 25 ODD/EVEN DISPLAY SECTION MGG539 SAA5700 ...
Page 4
... DRAM, ROM and IC bit 1 of address to DRAM, ROM and IC bit 2 of address to DRAM, ROM and IC bit 3 of address to DRAM, ROM and IC 4 Preliminary specification DESCRIPTION ; internally connected SSA source impedance maximum, SSA SSA SSA for normal use DD SAA5700 and V SS1 SS2 ...
Page 5
... HIGH) bidirectional serial data to/from optional Decryptor 2 primary I C-bus serial clock input 2 primary I C-bus serial data serial clock to optional Decryptor oscillator input from crystal/external clock input 5 Preliminary specification SAA5700 DESCRIPTION and V SS2 SS3 DD2 DD1 and V SS1 SS3 ...
Page 6
... I REF 7 V SSA 8 V DDA 9 REF 10 i.c. 11 i. LFB 17 FFB/STTV 18 V DDX 19 1997 May 16 SAA5700 Fig.2 Pin configuration. 6 Preliminary specification SAA5700 51 RD2 50 n.c. V SS2 49 V DDD2 48 RD1 47 46 RD0 45 i. n.c. 42 RAS 41 RA9 40 RA8 39 n.c. 38 RA7 37 RA6 ...
Page 7
... RED 21 GREEN 22 YELLOW 23 SUBTITLE 24 STATUS 25 HOLD TOGGLE 26 REVEAL 27 CANCEL TOGGLE 28 INDEX 29 2A BROWSE 2B REVEAL SET TOGGLE 2C 2D PREVIOUS 2E DISPLAY CHINESE PROMPT 2F SUBCODE TOGGLE SIZE DOWN 3D CYAN 3E MIX 3F TEXT SAA5700 ...
Page 8
... Preliminary specification SAA5700 PARAMETERS OUTPUT INPUT sync mode row start, line start none FFFFFCH 40 packet number, [Designation code] packet number, packet data none none none none OUTPUT none none packet data ...
Page 9
... V video input amplitude (peak-to-peak I(video)(p-p) value) V teletext data amplitude I(data) Z source impedance source V input switching level of sync SW(I) separator C input capacitance i 1997 May 16 PARAMETER , V and V DDD1 DDD2 DDA CONDITIONS 9 Preliminary specification SAA5700 MIN. MAX. 0.3 +6.5 V 0.3 +6.5 V 0.3 +6.5 V 0.3 +6 ...
Page 10
... V BLACK V black level for nominal sync BLACK amplitude 1997 May 16 CONDITIONS note SSA SSA 10 Preliminary specification SAA5700 MIN. TYP. MAX. 10 2.3 0.3 +0 +10 0.3 +0.6 2 0.5 DD 0 200 100 100 ...
Page 11
... SCL note 400 kHz; 50 SCL note 100 kHz; 50 SCL note 400 kHz; 50 SCL note 1 Preliminary specification SAA5700 MIN. TYP. MAX. 10 +10 100 1.1 1.25 400 0.5 +1 0.5 DD 0.4 0.6 10 +10 10 400 1000 300 300 300 250 ...
Page 12
... 0 2 0 2 0 2 0 2 Preliminary specification SAA5700 MIN. TYP. MAX. 0.3 +0 0 0.3 +0 0 0.4 2 ...
Page 13
... Measured from IL(max) IH(min) 3. Measured from IH(min) IL(max) 1997 May 16 CONDITIONS DDX for nominal SSO 10% to 90% 90 10% to 90% 90 Preliminary specification SAA5700 MIN. TYP. MAX. 0.2 0.3 0.4 1.85 2.0 2. +10 5.1 6.0 6.9 160 0. 0 ...
Page 14
... SDA t BUF 1997 May 16 100 kHz MIN. 0 100 4.7 4.0 250 0 4.7 4.7 4.0 4.7 1000 300 HIGH t LOW t SU;DAT t HD;DAT t HD;STA 2 Fig.3 Primary I C-bus timing. 14 Preliminary specification SAA5700 400 kHz MAX. MIN. MAX. 0 400 kHz 1.3 0.6 100 0 0.6 1.3 0.6 0.6 300 ns 300 SU;STO MGG541 UNIT ...
Page 15
... ACC(R)(CAS) t read access time from (RAS) ACC(R)(RAS) Note 1. Based on a display clock frequency of 24 MHz, maximum 24 MHz + 500 ppm. 1997 May 16 PARAMETER 15 Preliminary specification SAA5700 MIN. TYP. MAX. 375 ...
Page 16
... RAS CAS t ASR ADDRESS WE READ CYCLE RD OUT WE WRITE CYCLE RD IN 1997 May 16 t CSH RCD CAS t ASC t RAH t CAH t RCS t CAC t RAC t WCS Fig.4 DRAM interface timing. 16 Preliminary specification t CYC t RSH t RRH t RCH t WCH SAA5700 MGG542 ...
Page 17
... RESET Fig.5 Application Diagram. 17 Preliminary specification 100 CAS RAS DRAM A10 ROM A18 74LS573 MGG540 SAA5700 ...
Page 18
... 0.50 0.25 20.1 14.1 24.2 1 0.35 0.14 19.9 13.9 23.6 REFERENCES JEDEC EIAJ 18 Preliminary specification 18.2 1.0 1.4 1.95 0.2 0.2 17.6 0.6 1.2 EUROPEAN PROJECTION SAA5700 SOT319 detail X (1) ( 1.2 1.2 7 0.1 o 0.8 0.8 0 ISSUE DATE 92-11-17 95-02-04 ...
Page 19
... Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 19 Preliminary specification SAA5700 ...
Page 20
... I Philips. This specification can be ordered using the code 9398 393 40011. 1997 May components conveys a license under the Philips’ system provided the system conforms to the I 20 Preliminary specification SAA5700 2 C patent to use the 2 C specification defined by ...
Page 21
... Philips Semiconductors Chinese Character System Teletext (CCST) decoder 1997 May 16 NOTES 21 Preliminary specification SAA5700 ...
Page 22
... Philips Semiconductors Chinese Character System Teletext (CCST) decoder 1997 May 16 NOTES 22 Preliminary specification SAA5700 ...
Page 23
... Philips Semiconductors Chinese Character System Teletext (CCST) decoder 1997 May 16 NOTES 23 Preliminary specification SAA5700 ...
Page 24
Philips Semiconductors – a worldwide company Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. + ...