msm548263 Oki Semiconductor, msm548263 Datasheet - Page 28

• Manufacturer Part Number: msm548263
• Description: Msm548263256k X 8 Multiport Dram
• Manufacturer: Oki Semiconductor

¡ Semiconductor
MSM548263
PIN FUNCTIONS
Address Input: A0 - A8
The 18 address bits decode 8 bits of the 2,097,152 locations in the MSM548263 memory array. The
address bits are multiplexed to 9 address input pins (A0 - A8) as standard DRAM. 9 row address
bits are latched at the falling edge of RAS. The following 9 column address bits are latched at the
falling edge of CAS.
Row Address Strobe: RAS
RAS is a basic RAM control signal. The RAM port is in standby mode when the RAS level is
"high". As the standard DRAM’s RAS signal function, RAS is the control input that latches the
row address bits, and a random access cycle begins at the falling edge of RAS.
In addition to the conventional RAS signal function, the level of the input signals CAS, TRG, WE
and DSF at the falling edge of RAS, determines the MSM548263 operation mode.
Column Address Strobe: CAS
As the standard DRAM’s CAS signal function, CAS is the control input signal that latches the
column address input and the state of the special function input DSF to select in conjunction with
the RAS control, either read/write operations or the special block write feature on the RAM port
when the DSF is held "low" at the falling edge of RAS.
CAS also acts as a RAM port output enable signal.
Data Transfer/Output Enable: TRG
TRG is also a control input signal having multiple functions. As the standard DRAM’s OE signal
function, TRG is used as an output enable control when TRG is "high" at the falling edge of RAS.
In addition to the conventional OE signal function, a data transfer operation is started between
the RAM port and the SAM port when TRG is "low" at the falling edge of RAS.
Write Per Bit/Write Enable: WE
WE is a control input signal having multiple functions. As the standard DRAM’s WE signal
function, this is used to write data into the memory on the RAM port when WE is "high" at the
falling edge of RAS.
In addition to the conventional WE signal function, the WE determines the write-per-bit
function, when WE is "low" at the falling edge of RAS during RAM port operations.
The WE also determines the direction of data transfer between the RAM and SAM. When the WE
is "high" at the falling edge of RAS, the data is transferred from RAM to SAM (read transfer).
When the WE is "low" at the falling edge of RAS, the data is transferred SAM to RAM (write
transfer).
28/40