s5935qrc Applied Micro Circuits Corporation (AMCC), s5935qrc Datasheet - Page 14

• Manufacturer Part Number: s5935qrc
• Description: Pci Product
• Manufacturer: Applied Micro Circuits Corporation (AMCC)

S5935 – PCI Product
The S5935 is an off-the-shelf, low-cost, standard prod-
uct, which is PCI 2.1 compliant. And, since AMCC is a
member of the PCI Special Interest Group, the S5935
has been tested on various manufacturer’s PCI moth-
erboards, chip sets, PCI BIOSs and operating
systems. This removes the burden of compliance and
compatibility testing from the designer and thus signifi-
cantly reduces development time. Utilizing the S5935
allows the designer to focus on the actual application,
not debugging the PCI interface.
The S5935 allows special direct data accessing
between the PCI bus and the user application through
implementation of four definable Pass-Thru data chan-
nels. Each data channel is implemented by defining a
Host memory segment size and 8/16/32-bit user bus
width. The addition of two 32 byte FIFOs, also used in
S5935 Bus Mastering applications, provides further
versatility to data transfer capabilities. FIFO DMA
transfers are supported using Address and Transfer
Count Registers. Four 32-bit Mailbox Registers cou-
pled with a Status Register and extensive interrupt
capabilities provide flexible user command or mes-
sage transfers between the two buses. In addition, the
S5935 also allows use of an external serial, or byte-
wide non-volatile memory to perform any pre-boot ini-
tialization requirements and to provide custom
expansion BIOS or POST code capability.
S5935 ARCHITECTURE
The block diagram in Figure 1 above shows the major
functional elements within the S5935. The S5935 pro-
vides three physical bus interfaces: the PCI Local bus,
the user local bus referred to as the Add-On Local bus
and the optional serial and byte-wide non-volatile
memory buses. Data movement between buses can
take place through mailbox registers or the FIFO data
channel, or a user can define and enable one or more
of the four Pass-Thru data channels. S5935 Bus Mas-
ter or DMA data transfers to and from the PCI Local
bus are performed through the FIFO data channel
under either Host or Add-On software control or Add-
On hardware control using dedicated S5935 signal
pins.
The S5935 signal pins are shown in Figure 2. The PCI
Local Bus signals are detailed on the left side; Add-On
14
DS1527
Local Bus signal are detailed on the right side. All
additional S5935 device control signals are shown on
the lower right side.
The S5935 supports a two wire serial nvRAM bus and
a byte-wide EPROM/FLASH bus. This allows the
designer to customize the S5935 configuration by
loading setup information on system power-up.
Figure 2.
S5935 Register Architecture
Control and configuration of the Add-On Local bus,
and the S5935 itself, is performed through three pri-
mary groups of registers. These groups consist of PCI
Configuration Registers, PCI Operation Registers and
Add-On Operation Registers. These registers are user
configurable through either their associated bus or
from an external non-volatile memory device. This
section will provide a brief overview of each of these
register groups and the optional non-volatile interface.
Control
S5935
Local
PCI
Bus
PCLK
INTA#
RST#
AD[31:0]
C/BE[3:0]#
REQ#
GNT#
FRAME#
DEVSEL#
IRDY#
TRDY#
IDSEL#
STOP#
LOCK#
PAR
PERR#
SERR#
MODE
SNV
S5935
Revision 1.02 – June 27, 2006
AMCC Confidential and Proprietary
PTNUM[1:0]#
PTBURST#
EWR#/SDA
PTBE[3:0]#
RDEMPTY
ERD#/SCL
SYSRST#
WRFIFO#
SELECT#
RDFIFO#
WRFULL
ADR[6:2]
DQ[31:0]
PTADR#
PTRDY#
BE[3:0]#
PTATN#
EA[15:0]
EQ[7:0]
BPCLK
PTWR
IRQ#
WR#
RD#
Data Book
Add-On Bus
Control
Add-On
Data Bus
S5933 Register
Access
Pass-Thru
Control/Access
Direct FIFO
Access
Byte Wide
Config/BIOS Opt.
Serial Bus
Config/BIOS Opt.