ta1318ng TOSHIBA Semiconductor CORPORATION, ta1318ng Datasheet
ta1318ng
Available stocks
Related parts for ta1318ng
ta1318ng Summary of contents
Page 1
... TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic SYNC Processor, Frequency Counter IC for TV Component Signals TA1318NG is a sync processor for TV component signals. TA1318NG provides sync and frequency counter processing for external input signals. These functions are integrated pin dual-in-line shrink-type plastic package. ...
Page 2
... HVCO VD1-IN Analog GND AFC Filter HVCO 2 SCL SDA HD2-OUT Digital GND CBUS INV Decoder SW HD2-OUT SW V-FREQ V C × C/D H-Ramp H-FREQ DAC2 VD3-IN HD3-IN CC TA1318NG HD1-OUT 13 INV SW HD1-OUT SW 12 CP-OUT 2005-09-08 ...
Page 3
... Input signal from this pin is not synchronized. Inputs vertical sync signal. Accepts input of both positive 2 VD2-IN and negative polarity. Input signal from this pin is not synchronized. Interface Circuit 8 1 kΩ kΩ TA1318NG Input Signal/Output Signal Th: 0 Th: 0.7 V Th: 0 Th: 0.7 V 2005-09-08 ...
Page 4
... Accepts input of both positive 4 VD1-IN and negative polarity. Input signal from this pin is not synchronized. GND pin for analog circuit 5 Analog GND blocks. Interface Circuit 8 1 kΩ kΩ ⎯ 4 TA1318NG Input Signal/Output Signal Th: 0 Th: 0.7 V Th: 0 Th: 0.7 V ⎯ 2005-09-08 ...
Page 5
... Voltage on this pin determines horizontal output frequency. Connects ceramic oscillator for horizontal oscillation. 7 HVCO Use Murata CSBLA503KECZF30. VCC pin Connects 9 V (typ.). Interface Circuit 8 300 Ω 30 kΩ kΩ kΩ 10 kΩ 5 ⎯ 5 TA1318NG Input Signal/Output Signal DC ⎯ ⎯ 2005-09-08 ...
Page 6
... Accepts input of both positive and negative polarity. Inputs horizontal sync signal. 11 HD3-IN Accepts input of both positive and negative polarity. Interface Circuit 8 200 Ω kΩ kΩ TA1318NG Input Signal/Output Signal DC or H/C SYNC Th: 0 Th: 0.7 V Th: 0 Th: 0.7 V 2005-09-08 ...
Page 7
... Open collector output. HD1/HD2 input signal is output 13 HD1-OUT from this pin without synchronization. Polarity is switched by BUS write function. 14 Digital GND GND pin for logic blocks. Interface Circuit 8 200 Ω 200 Ω ⎯ 7 TA1318NG Input Signal/Output Signal 5 ⎯ 2005-09-08 ...
Page 8
... Open collector output. HD1/HD2 input signal is output 15 HD2-OUT from this pin without synchronization. Polarity is switched by BUS write function SDA SDA pin for I C bus. Interface Circuit 8 200 Ω Ω 20 kΩ SDA 16 ACK 8 TA1318NG Input Signal/Output Signal or 8 ⎯ 2005-09-08 ...
Page 9
... SCL pin for I C bus. Slave address switch pin. When this pin is connected to 18 Address SW V (GND), used for DC/DD CC (D8/D9 ); when left open, H DA/ Interface Circuit 20 kΩ SCL 17 1 kΩ Input Signal/Output Signal DC/DD 7.5 V DA/DB 1.5 V D8/D9 5 TA1318NG ⎯ 7 2005-09-08 ...
Page 10
... This IC doesn’t have the sync-separation circuit for non-standard signals like weak strength signal, ghost signal and so on. Interface Circuit kΩ 200 Ω TA1318NG Input Signal/Output Signal White 100％ p− SYNC 2005-09-08 ...
Page 11
... This IC doesn’t have the sync-separation circuit for non-standard signals like weak strength signal, ghost signal and so on. Interface Circuit kΩ 200 Ω TA1318NG Input Signal/Output Signal White 100％ p−p or Start phase or Start phase 2005-09-08 ...
Page 12
... Use the start phase of VD. DAC3 output pin. Open collector output. 24 DAC3 In Test mode, outputs test pulse for shipping. Interface Circuit 8 200 Ω 500 Ω TA1318NG Input Signal/Output Signal Start phase or Start phase DC or test pulse for shipping 2005-09-08 ...
Page 13
... FREQUENCY DET H FREQUENCY DET *(10): 33.75 kHz (11): 45 kHz (10): HD3/VD3 (11): Synchronized HD/VD (10): HD3/VD3 (11): Synchronized HD/VD (10): 20IRE (11): 25IRE (at 1125I/60) *(10 (11 (10 (11 (1): ON (LOW) 13 TA1318NG D0 Preset D1 LSB MSB LSB SEPA LEVEL 1000 0000 HD1-INV HD2-INV 1000 0000 INPUT SW 1000 0000 VD1-INV VD2-INV ...
Page 14
... Format/H (V) Frequency 1125P/30 Hz (33.75 kHz) 750P/60 Hz (45 kHz) Free-running frequency is controlled by H-FREQUENCY. (00): 262 H (01): 525 H (10): 562 H (11): 750 H 1125I/60 Hz (33.75 kHz) 525P/60 Hz (31.5 kHz) PAL/SECAM/50 Hz (15.625 kHz) PAL/SECAM double scan/100 Hz (31.5 kHz) NTSC/60 Hz (15.734 kHz) NTSC double scan /120 Hz (31.5 kHz) VD output is HIGH 14 TA1318NG 2005-09-08 ...
Page 15
... Note 1, Note 2 and the other factors such as signal strength, existence of ghost signal, 2 H-AFC stability BUS data transmission and so on via prototype TV set evaluation. Data 1 and Start trigger 2 More than 60 ms Counting period 2 (to Data 2) 15 TA1318NG Data 2 and Start trigger 3 2005-09-08 ...
Page 16
... Start and Stop Condition SDA SCL S Start condition Bit Transfer SDA SCL Acknowledge SDA by transmitter SDA by receiver SCL from master 0/1 P Stop condition SDA stable Change of SDA allowed Bit 9: High impedance Clock pulse for acknowledgment 16 TA1318NG A0 W/R 0/1 0/1 Only bit 9: Low impedance 2005-09-08 ...
Page 17
... HIGH ⎯ t 4.7 SU;STA ⎯ t 280 HD;DAT ⎯ t 250 SU;DAT ⎯ t 4.0 SU;STO ⎯ t 4.7 BUF 17 TA1318NG ･･････ Transmit data bit MSB Max Unit 1.5 V Vcc V 0.4 V µ 100 kHz ⎯ µs ⎯ µs ⎯ ...
Page 18
... C 1/Qja − 20~65 ° opr − 55~150 ° stg 1250 10 mW/°C 850 150 Ambient temperature Ta (°C) Figure Curve D Description D8/D9 H DC/ TA1318NG Min Typ. Max Unit 8.5 9.0 9.5 V 2.0 5.0 9.0 V p-p 2.0 5.0 9.0 ⎯ 0.02 0.20 H 0.45 ⎯ ⎯ 0.25H µ µ s ⎯ ⎯ ...
Page 19
... HP3 + ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ (Note HA08 ⎯ ⎯ ⎯ ⎯ TA1318NG Unit mA Min Typ. Max Unit 0.6 0.7 0.8 µ s 0.6 0.7 0.8 µ s 0.6 0.7 0 0.040 0.070 0.100 0.060 0.106 0.152 0.081 ...
Page 20
... ID1 ⎯ ID2 (Note HB01) ⎯ ID3 ⎯ ID4 ⎯ (Note HB02) VCO ⎯ ⎯ (Note HB03) ⎯ ⎯ 20 TA1318NG Min Typ. Max Unit µ s 1.0 1.2 1.4 4.5 5.0 5.5 ⎯ 0.1 0.5 4.5 5.0 5.5 ⎯ 0.1 0.5 V 4.5 5.0 5.5 ⎯ 0.1 0.5 4.5 5.0 5.5 ⎯ ...
Page 21
... Circuit ⎯ F00 ⎯ F01 ⎯ (Note HB04) F10 ⎯ F11 ⎯ F50 ⎯ ⎯ (Note HB05) ⎯ ⎯ ⎯ 10 ⎯ 11 ⎯ ⎯ 12 ⎯ 13 ⎯ 20 ⎯ 21 ⎯ ⎯ 22 ⎯ 23 ⎯ 30 ⎯ ⎯ TA1318NG Min Typ. Max Unit 15.59 15.75 15.91 31.19 31.5 31.82 kHz 33.41 33.75 34.09 44.55 45 45.45 15.47 15.625 15.78 2.4 3.0 3.6 4.8 6.0 7.2 kHz/V 4.8 6.0 7.2 7.1 8.9 10.7 0.5 1.0 1.5 2.7 3.0 3 ...
Page 22
... V22IL2 ⎯ V22IH3 ⎯ V22IL3 ⎯ V23IH0 ⎯ V23IL0 ⎯ V23IH1 ⎯ V23IL1 ⎯ ⎯ V23IH2 ⎯ V23IL2 ⎯ V23IH3 ⎯ V23IL3 ⎯ ⎯ (Note VA03) ⎯ ⎯ TA1318NG Min Typ. Max Unit 0.65 0.75 0.85 V 0.65 0.75 0.85 p-p 0.65 0.75 0.85 0.65 0.75 0.85 V p-p 4.5 5.0 5.5 ⎯ 0.1 0.5 4.5 5.0 5.5 ⎯ 0.1 0.5 V 4.5 5.0 5.5 ⎯ ...
Page 23
... Test Test Condition Circuit ⎯ FV0 ⎯ FV1 ⎯ FV3 ⎯ FV4 ⎯ FV5 (Note VA04) ⎯ FV6 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ (Note VA05) ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ 23 TA1318NG Min Typ. Max Unit 26.02 26.35 26.67 39.21 39.75 40.30 52.20 52.98 53.77 54.24 55.06 55.89 91.28 92.98 94.69 Hz 107.8 109.9 112.1 57.0 60.0 63.0 57.0 60.0 63.0 57.0 60 ...
Page 24
... Measure the phase difference ± 3°C, unless otherwise specified) CC between pin 21 and pin 6 (AFC filter) wave form. 1PH between pin 19 and pin 6 (AFC filter) wave form. 2PH 29.63 µs 0.593 µs Signal a 0.285 V ･S S 1PH 2PH Pin 6 wave form TA1318NG 2005-09-08 ...
Page 25
... Increasing the duty of Signal b to 100% (get negative period longer), measure the duty of Signal b (HD-DUTY2) when the phase between pin 11 and pin 13 (HD1OUT) change. Signal ± 3°C, unless otherwise specified) CC between pin 11 and pin 6 (AFC filter) wave form. 3PH 31.75 µs 2.35 µs 1 3PH 31.75 µs 2.35 µs 1 duty = A/( × 100 (%) TA1318NG 2005-09-08 ...
Page 26
... ± 3°C, unless otherwise specified sync11 ) when HD-OUT desynchronizes with signal a calculate V sync12 , V and V as well. thS11 thS12 thS13 and V against pin 19 (SYNC2-IN) in the same way thS22 thS23 29.63 µs 0.593 µs 0.285 V thHD3 31.75 µs 2.35 µs V thHD1 TA1318NG . thS10 when HD1-OUT lock. 2005-09-08 ...
Page 27
... Increasing the voltage of Signal b from 0 V, measure the voltage of Signal b V (4) Measure the voltage of pin 1 V Signal ± 3°C, unless otherwise specified) CC when HD1-OUT lock. thHD1 . Measure the voltage of pin well. thHD2 thHD3 31.75 µs 2.35 µs V thHD1 TA1318NG 2005-09-08 ...
Page 28
... When horizontal period of Signal 22.22 µs measure ∆HP3− and ∆HP3+ as well. Signal b Pin 15 wave form data (00) Pin 15 wave form data (7C) (80) Pin 15 wave form data (FC) 28 TA1318NG = ± 3°C, unless otherwise specified µs 2.35 µs 1.5 V ∆HP*− ∆HP*+ 2005-09-08 ...
Page 29
... Measure the clamp pulse phase (CP Signal a. (7) Input no-signal to pin 11. (8) Measure the clamp pulse phase (CP 13 (HD-OUT). Signal a Pin 12 wave form Pin 13 wave form Pin 12 wave form 29 TA1318NG = ± 3°C, unless otherwise specified width (CP ), output level ( pin 12 (CLP-OUT) against width (CP ...
Page 30
... S21 ⎯ ⎯ b (1) Set sub-address (00) 70. (2) Input Signal b (horizontal 31.5 kHz) to pin 11 (HD3-IN). (3) Set sub-address (02) 62. (4) Measure the pulse width (WdHD) of pin 6 (AFC filter) wave form. Signal b Pin 6 wave form 30 TA1318NG = ± 3°C, unless otherwise specified) CC 31.75 µs 2.35 µs 1.5 V Wd-HD 2005-09-08 ...
Page 31
... ID4 [µA] = (V4 [V] ÷ 1 [kΩ]) × 1000 Pin 21 wave form Pin 6 wave form ⎯ ⎯ ⎯ (1) Increasing the voltage of pin 8 V wave form ± 3°C, unless otherwise specified) CC 63.5 µs 0.25 V V1, V3 V2, V4 form 2.5V, measure the voltage V when pin 7 appear oscillation CC VCO TA1318NG 2005-09-08 ...
Page 32
... − 0. pin 6, then measure the frequency FA pin 13 (HD1-OUT) wave form. Calculate frequency changing ratio (BH00). BH00 = (FB − FA)/0.1 (4) When horizontal oscillation frequency is 31.5 kHz (01), 33.75 kHz (10), 45 kHz (11), calculate BH01, BH10, BH11 as wall. 32 TA1318NG = ± 3°C, unless otherwise specified 2005-09-08 ...
Page 33
... Increasing the voltage of Signal b from 0 V, measure the voltage of Signal a V Signal ± 3°C, unless otherwise specified) CC thVD1 against pin 2 and pin 10 as wall. 16.67 ms 0.12 ms Signal a V thVD1 thVD3 16.67 ms 0.12 ms TA1318NG when VD1-OUT lock. when VD1-OUT lock. 2005-09-08 ...
Page 34
... When sub-addrss (00) is B0, measure the pulse width VPW2 of pin 22 (VD1-OUT) wave form. (4) When sub-addrss (00) is 30, 70, F0, measure the pulse width VPW0, VPW1, VPW3 of pin 22 (VD1-OUT) wave form as well. Signal a Pin 22 wave form 34 TA1318NG = ± 3°C, unless otherwise specified) CC 29.63 µs 0.593 µs V period ...
Page 35
... Input no-signal to pin 3 (HD1-IN). (5) Set sub-address (02) 42. (6) When sub-address (00) is 30, 70 F0, measure the frequency FV20, FV21, FV22 or FV23 of pin 22 (VD1-OUT) wave form. Signal a Pin 22 wave form 35 TA1318NG = ± 3°C, unless otherwise specified) CC 29.63 µs 0.593 µs 0.285 V V period ...
Page 36
... Set sub-address (00) B0. (10) Measure FVPL2 as well. (11) Input Signal a (horizontal period T = 22.22 µs) to pin 11 (HD3-IN). (12) Set sub-address (00) F0. (13) Measure FVPL3 as well. Signal a Signal c Pin 22 wave form 36 TA1318NG = ± 3°C, unless otherwise specified) CC horizontal period Tµs 0.593 µs 1 period (initial ms) 0.25 ms 1.5 V ...
Page 37
... TA1318NG SW6 1 kΩ Pin 6 Pin 3 Pin 4 37 0.01 µF c SCL SDA #18 #17 #16 # #10 #11 Pin 7 Pin 9 Pin 10 Pin 11 Pin 12 ○ M TA1318NG TP 1- µF # µF 12 #12 Mylar capacitor 2005-09-08 ...
Page 38
... SYNC2- DAC1 OUT OUT TA1318NG 360 Ω CSBLA503 VD2-IN HD1-IN VD1-IN KECZF30 38 HD2- SCL SDA OUT 0.01 µF 100 µF DAC2 VD3-IN HD3-IN CP-OUT ○ M TA1318NG HD1- OUT 13 12 Mylar capacitor 2005-09-08 ...
Page 39
... H-AFC stability, I transmission and so on via prototype TV set evaluation. Signal 1 AFC SYNC1-IN for H-AFC Internal pulse (A) Signal 2 SYNC2-IN for H/V freq. counter TA1318NG 39 TA1318NG BUS READ H/V FREQ COUNTER 2 C BUS data 2005-09-08 ...
Page 40
... Package Dimensions Weight: 1.22 g (typ.) 40 TA1318NG 2005-09-08 ...
Page 41
... TA1318NG 2005-09-08 ...