ta1383afg TOSHIBA Semiconductor CORPORATION, ta1383afg Datasheet
![no-image](/images/manufacturer_photos/0/6/670/toshiba_semiconductor_corporation_sml.jpg)
ta1383afg
Related parts for ta1383afg
ta1383afg Summary of contents
Page 1
... TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic NTSC Chroma Decoder, Multi-Point Scan Sync Processor, H/V Frequency Counter IC for Color TV TA1383AFG integrates an NTSC chroma decoder, multi-point scan sync processor (equivalent to pin D4), and H/V frequency counter in a 30-pin flat package. The IC is ideal for double scan TVs ...
Page 2
... SYNC TIP MONITOR OUT CLAMP CLAMP OUT 3.58 C APC VCXO OUT DEMO TOF ACC TEST PHASE H/V-FREQ COUNTER HD (RGB MODE) TEST VD OUT V-C/D SW 525i: 8fH OTHERS:2fH H-RAMP H-C BUS VCO TA1383AFG 2005-09-05 ...
Page 3
... CC2 Interface ⎯ 1 kΩ kΩ 1 kΩ 1 100 Ω kΩ kΩ 500 Ω TA1383AFG I/O Signal ⎯ (with Sync) p-p 1 Sync-Tip: 2 High/Low Th: 0 Th: 0 (with Sync) p-p Sync-Tip: 2 Th: 0 Th: 0.7 V 2005-09-05 ...
Page 4
... V 1 kΩ Ω 5 kΩ SDA 13 ACK 1 5 kΩ SCL TA1383AFG I/O Signal ⎯ 1 ⎯ 11 ⎯ ⎯ / ...
Page 5
... Connects APC filter for chroma 20 APC FILTER demodulation. Connects recommended 3.58-MHz 21 3.58 MHz X’tal oscillator for chroma demodulation. Interface kΩ 1 kΩ ⎯ APC Del 1 kΩ 500 Ω TA1383AFG I/O Signal or Burst: 300 mV p-p or ⎯ 25 ⎯ 27 ⎯ 2005-09-05 ...
Page 6
... When not used, connect 0.1 µF between this pin and GND. Interface ⎯ 25 200 Ω ⎯ kΩ kΩ 1 kΩ 6 TA1383AFG I/O Signal Cr/Pr Cb/Pb Y ⎯ AC: 600 mV p-p Color: 3.0 V B/W: 1.3 V ⎯ 700 mV p-p Cr/Pr Cb/ (with Sync) p 2005-09-05 ...
Page 7
... Y BLACK ADJ Cr BLACK ADJ Cb BLACK ADJ N-DET V-STD H-LOCK D-SYNC2 H-STAB V-SYNC FREQUENCY DET H FREQUENCY DET 7 TA1383AFG D1 D0 Preset AFC-RAN 1000 0000 D-SY2 SEP LVL 1000 0000 MONITOR 1000 0000 TEST 1000 0000 1000 0000 TOF f0 1000 0000 ...
Page 8
... Mode (00/01), frequencies such as 525P, 750P, and 1125I cannot be counted. In this mode (00/01), frequencies may not be counted accurately due to weak electric fields or ghosts. Function 001: SYNC2/Y1/C1 011: SYNC2/Y3/CbCr (PbPr) 101: D-SYNC1/RGB 111: HD/VD/RGB 1: Narrow 8 TA1383AFG Power-On Initial Value Self diagnosis (1) SYNC1/Y1/C1 (000) H: 15.734 kHz V: 224.5H to 297H (000) NORMAL ...
Page 9
... V sync separation output at 525I 101: Skew detection output 110: Clamp pulse output 111: H/V-SYNC at D-SYNC2 input Function 00: 20% 01: 27% 10: 34% 11: 40% 00: 20% 01: 30% 10: 40% 11: 50% 00: 40% 01: 50% 10: 60% 11: 70% 00: 20% 01: 30% 10: 40% 11: 50% 9 TA1383AFG Power-On Initial Value 20% (00) 40% (00) 20% (00) Forced +6dB (100) ...
Page 10
... Sets output phase of HD OUT (pin 17). HD POSI 0000: 800 ns (2. cycle) ahead of sync center 1111: Sync center Note: Sync center is based on 33.75 kHz/3-level sync. Function 1: Direct Sync Mode 1: Negative polarity 1: Negative polarity 10 TA1383AFG Power-On Initial Value (1) OFF (00) OFF (00) PLL for standard signals (0) ...
Page 11
... Function 1: NORMAL 11 TA1383AFG Power-On Initial Value CENTER (10000) OFF (000) CENTER (10000) min (000) CENTER (1000) −10 ns (00) ...
Page 12
... ACC is detected only when NTSC signal is input. Function 1: Copy guard detected 1: Large amount detected 1: Non-standard detected 1: Lock detected 1: OK (signal detected (signal detected (signal detected (signal detected (signal detected (signal detected) 1: Vertical sync detected 1: Other 12 TA1383AFG 2005-09-05 ...
Page 13
... Notes and the other factors such as signal strength, existence of 2 ghost signal, APC stability BUS data transmission and so on via prototype TV set evaluation. Function 1: 3-level sync 11111111: 120 kHz or more Data 1 and Start trigger 2 More than 3 V Counting period 2 (to data 2) 13 TA1383AFG Data 2 and Start trigger 3 2005-09-05 ...
Page 14
... CC1 Pin 12-3 V (1.8 to 4.2 V): DAH/DBH Pin 12-V CC1 Stop condition SDA may be changed High impedance at bit Clock pulse for acknowledgement 14 TA1383AFG = 5 V) CC2 W 0/1 (7 DEH/DFH CC1 W 0/1 P ...
Page 15
... P: End condition ・・・・・・ A Transmit data 1 A Sub address A Transmit data Receive data MSB A Transmit data 7-bit 8-bit MSB ・・・・ A Transmit data 1 7-bit 8-bit MSB MSB 15 TA1383AFG Transmit data 8-bit 2005-09-05 ...
Page 16
... SCL ⎯ ⎯ µ 4.0 HD;STA ⎯ ⎯ µ 4.7 LOW ⎯ ⎯ µ 4.0 HIGH ⎯ ⎯ µ 4.7 SU;STA ⎯ ⎯ t 350 ns HD;DAT ⎯ ⎯ t 250 ns SU;DAT ⎯ ⎯ µ 4.0 SU;STO ⎯ ⎯ µ 4.7 BUF 16 TA1383AFG 2005-09-05 ...
Page 17
... Figure Power dissipation reduction curve Symbol Rating Unit CCmax GND − 1471 mW (Note 4) 1/ θ ja mW/ ° C 11.8 − 20~65 ° opr − 55~150 ° stg 1471 1000 150 Ambient temperature Ta (°C) 17 TA1383AFG 2005-09-05 ...
Page 18
... CC2 Test Symbol Min Typ. Circuit ⎯ V2 1.7 2.0 ⎯ V4 1.7 2.0 ⎯ V22 3.15 3.50 ⎯ V23 3.15 3.50 ⎯ V24 2.85 3.20 ⎯ V28 2.0 2.3 ⎯ V29 2.0 2.3 ⎯ V30 1.7 2.0 18 TA1383AFG Min Typ. Max Unit 8.5 9.0 9.5 V 4.7 5.0 5.3 ⎯ ⎯ 1.0 V p-p ⎯ ⎯ 300 mV p-p ⎯ ⎯ 700 mV p-p ⎯ ⎯ 700 mV p-p 1 p-p 0.5 µ s ⎯ ⎯ ...
Page 19
... SA03H: E0H, ⎯ Between pins 30 and 24 SA03H: E0H, ⎯ Between pins 29 and 23 SA03H: E0H, ⎯ Between pins 28 and 22 ⎯ ⎯ ⎯ ⎯ ⎯ (Note Y3) ⎯ ⎯ ⎯ ⎯ 19 TA1383AFG Min Typ. Max Unit 1.35 1.50 1.65 V p-p 1.26 1.40 1.54 ⎯ ⎯ 1.0 V p-p ⎯ ⎯ 1.0 ⎯ ⎯ ...
Page 20
... SA07H: F0H/80H ⎯ SA70H: 80H/00H ⎯ MHz, Input; pins 2 and 4 ⎯ MHz, Input; pin MHz, ⎯ Input; pins 28 and 29 20 TA1383AFG Min Typ. Max Unit − 3.1 − 2.1 − 1.1 − 9.3 − 8.3 − 7.3 − 7.9 − 6.9 − 5.9 − 22.8 − ...
Page 21
... C = 300 mV ) input p-p ⎯ GFH ⎯ (Note CH4) GFC ⎯ GFL GF + ⎯ (Note CH5) GF − ⎯ 21 TA1383AFG Min Typ. Max Unit 280 330 380 280 330 380 mV p-p 270 320 370 115 130 145 ⎯ ...
Page 22
... SY08) ⎯ ⎯ ⎯ Pin 7 thHD ⎯ ⎯ ⎯ ⎯ ⎯ (Note SY09) ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ (Note SY10) ⎯ ⎯ ⎯ ⎯ ⎯ 22 TA1383AFG Min Typ. Max Unit 2.8 3.0 3.2 µ s 0.75 0.85 0.95 µ s 0.8 0.9 1.0 3.9 4.2 4.6 1.4 1.6 1.8 µ s 1.3 1.5 1.7 1.5 1.7 1.9 0.219 ...
Page 23
... Pin 17: High voltage ⎯ Pin 17: Low voltage ⎯ ⎯ ⎯ ⎯ (Note SY13) ⎯ ⎯ ⎯ ⎯ ⎯ pin 7: HD input DUTY1 ⎯ pin 17: Monitor DUTY2 23 TA1383AFG Min Typ. Max Unit 2.7 3.4 4.1 5.4 6.7 8.0 kHz/V 5.6 7.0 8.4 7.9 9.7 11.5 256 320 400 256 320 ...
Page 24
... Pin 8, SA02H: 80H ⎯ Pin 8, SA02H: 81H ⎯ Pin 5 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ (Note SY16) ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ Pin 15: High voltage ⎯ Pin 15: Low voltage 24 TA1383AFG Min Typ. Max Unit 6.15 6.35 6.55 1.8 2 2.2 2.85 2.95 3.05 0.9 1 1.1 1.85 1.95 2.05 0.9 1.0 1.1 µ s 1.95 2.05 2 ...
Page 25
... Pin 15, SA00H: 84H 48.5 ⎯ Pin 15, SA00H: 86H 48.5 ⎯ ⎯ Pin 15, SA00H: 88H ⎯ Pin 15, SA00H: 8AH 32 ⎯ Pin 15, SA00H: 8CH 48.5 ⎯ Pin 15, SA00H: EEH 48.5 25 TA1383AFG Typ. Max Unit 262.5 ⎯ 525 ⎯ 562.5 ⎯ 750 ⎯ H 262.5 ⎯ 296.5 ⎯ 562.5 ⎯ ...
Page 26
... Set SW28 to A and SW29 to C, input sine wave 100 kHz), and set #28 amplitude to 0.2 V (8) (9) Input sync signal to IN30. (10) Measure #24, #23, #22 amplitudes VMRC1, VMRC2, and VMRC3 [V], and determine GMRC1, GMRC2, and GMRC3 using the following equation. GMRC × log (VMRC*/0.2) [dB] 26 TA1383AFG Test Method . p-p . p-p . p-p ...
Page 27
... Set SW28 to A and SW29 to C, input sine wave 100 kHz) to IN28, and set #28 amplitude to 0.2 V (8) (9) Input sync signal to IN30. (10) Measure #24, #23, #22 amplitudes VMRA1, VMRA2, and VMRA3 [V], and determine GMRA1, GMRA2, and GMRA3 using the following equation. GMRA × log (VMRA*/0.2) [dB] 27 TA1383AFG Test Method . p-p . p-p p-p . ...
Page 28
... Set SW28 to A and SW29 to C, input sine wave 100 kHz), and set #28 amplitude to 0.2 V (8) (9) Input sync signal to IN30. (10) Measure #24, #23, #22 amplitudes VMRB1, VMRB2, and VMRB3 [V], and determine GMRB1, GMRB2, and GMRB3 using the following equation. GMRB × log (VMRB*/0.2) [dB] 28 TA1383AFG Test Method . p-p . p-p . p-p ...
Page 29
... Xf (−100))/200 [Hz/mV] 29 Test Method and measure the TP23A (Cb/Pb OUT) output p-p TA23A output signal waveform F30, F300, 8 F600 F10 10 30 300 C1 IN signal amplitude [mV . When TP26 (CW OUT) DC voltage drops Low (1.4 V), measure input signal p-p p-p TA1383AFG 600 ] p-p ). Determine free-running 2005-09-05 ...
Page 30
... Set TOF f0 (SA 05H) to 87H (f0 = max) and TOF Q (SA 06H) to 80H (Q min), measure CW OUT (TP26) signal amplitude, and (3) determine input gain GFF. Set TOF f0 (SA 05H) to 81H (f0 = min) and TOF Q (SA 06H) to 87H (max). (4) (5) Measure CW OUT (TP26) signal amplitude, and determine input gain GFQ. 30 Test Method f0 + 500 kHz pin. p-p TA1383AFG 2005-09-05 ...
Page 31
... Set SW2 to C, SW4 to C, and SW30 to A. (6) Input signal a to D-SYNC1/Y3 IN. (7) Set SA 00H data to C4H. (8) Monitor #30 pin waveform and #9 (AFC FILTER) pin waveform. Measure phase difference DS1PH. 31 TA1383AFG Test Method 29.63 µs 2 µs Signal a 0.286 V SPH, DS1PH #9 Pin Waveform 2005-09-05 ...
Page 32
... SW4 SW9 SW30 (1) Set SA 00H data to E2H. (2) Input signal b (horizontal frequency 31.5 kHz (HD IN). (3) Set SA 02H data to 02H. (4) Monitor #7 and #9 (AFC FILTER) pin waveforms. Measure phase difference HDPH. 32 TA1383AFG Test Method 31.75 µs 2.35 µs Signal b 1.5 V HDPH #9 Pin Waveform 2005-09-05 ...
Page 33
... Determine pulse width W 33 Test Method of delayed HD from #9 (AFC FILTER) pin waveform. d-HD0 of delay HD from #9 (AFC FILTER) pin waveform. d-HD1 of delay HD from #9 (AFC FILTER) pin waveform. d-HD2 of delay HD from #9 (AFC FILTER) pin waveform. d-HD3 T t Signal c 0.286 d-HD #9 Pin Waveform TA1383AFG 2005-09-05 ...
Page 34
... Repeat steps (3) and (4) above and determine sync separation level VthV11. (7) Set SA 01H data to 88H. (8) Repeat steps (3) and (4) above and determine sync separation level VthV12. (9) Set SA 01H data to 8CH. (10) Repeat steps (3) and (4) above and determine sync separation level VthV13. 34 TA1383AFG Test Method . p-p . p-p 2005-09-05 ...
Page 35
... Repeat steps (3) and (4) above and determine sync separation level VthV21. (7) Set SA 01H data to 88H. (8) Repeat steps (3) and (4) above and determine sync separation level VthV22. (9) Set SA 01H data to 8CH. (10) Repeat steps (3) and (4) above and determine sync separation level VthV23. 35 TA1383AFG Test Method 2005-09-05 ...
Page 36
... Apply via 10 kΩ. Monitor #17 (HD OUT) pin waveform and count oscillation frequency F1573MAX. (4) Set SA 00H data to 82H steps (2) and (3) above, count oscillation frequencies F315MIN and F315MAX. (5) Set SA 00H data to 81H steps (2) and (3) above, count oscillation frequencies 1573nMIN and F1573nMAX. 36 TA1383AFG Test Method 2005-09-05 ...
Page 37
... ID2+ = (V3 [V] ÷ 1 [kΩ]) × 1000 [µA] ID2− = (V4 [V] ÷ 1 [kΩ]) × 1000 [µA] ID3+ = (V5 [V] ÷ 1 [kΩ]) × 1000 [µA] ID3− = (V6 [V] ÷ 1 [kΩ]) × 1000 [µA] 37 Test Method 63.5 µs 4.7 µs Signal d 0.286 V #9 Pin Waveform TA1383AFG V1, V3, V5 V2, V4, V6 2005-09-05 ...
Page 38
... Set SA 00H data to CCH. Input signal 14.815 µ µs) to D-SYNC1/Y3 IN and measure phase (7) difference HDS4 and pulse width HDW4. Set SA 00H data to FEH. Input signal 31.75 µ 2.35 µs, amplitude = 1 D-SYNC1/Y3 IN and (8) measure phase difference HDS5 and pulse width HDW5. 38 TA1383AFG Test Method T t Signal c 0.286 V HDS* ...
Page 39
... Set SA 00H data to 86H. While monitoring #17 (HD OUT), change SA 04H data from 80H to 88H, and measure #17 pin waveform phase amount ∆HP3−. (8) While monitoring #17 (HD OUT), change SA 04H data from 88H to 8FH, and measure #17 pin waveform phase amount ∆HP3+. 39 TA1383AFG Test Method 2005-09-05 ...
Page 40
... Input 500-kHz sine wave to Y1/SYNC2 IN. Decrease sine wave amplitude from 1 N-DET changes from measure amplitude NLow00. ( steps (1) and (2) above, set SA 02H (NOISE LVL) data to 88H, 90H, and 98H, and measure respective amplitudes NHi01, NLow01, NHi0, NLow10, NHi11, and Nlow11. 40 TA1383AFG Test Method T t Signal c 0.286 V ...
Page 41
... Monitor #30 and TP15 (VP OUT). Measure VD output width VDW110. Video Signal 525I- 525P-60 Hz TP15 Pin Waveform Video Signal 1125I-60 Hz TP15 Pin Waveform Video Signal 750P- 1125P-60 Hz TP15 Pin Waveform 41 TA1383AFG Test Method VDPh000, VDPh000b, VDPh001 VDW000, VDPh001, VDW100, VDW101 VDPh010 VDW010 VPPh011 VDW011, VDW110 2005-09-05 ...
Page 42
... Signals Used for Testing • Sine wave A • Sync signal • Sine wave C • Sine wave B • Rainbow signal −30° −60° 180° 150°120° 90° 60° 30° 0° • Composite video signal 15.743 kHz 42 TA1383AFG −90° 2005-09-05 ...
Page 43
... TP17 #22 #21 #20 #19 #17 #16 Cr OUT #10 #12 #13 #14 #15 ADD VD OUT A TP9 SDA SCL TP15 B C Note 7: If there is a possibility of inputting CVBS D signals, connect a 100-pF capacitor. TA1383AFG 2005-09-05 ...
Page 44
... MONITOR Y2/Sync2 D-Sync2 44 10 µF 10 µ OUT TA1383AFG ADD SDA SCL Note 8: If there is a possibility of inputting CVBS signals, connect a 100-pF capacitor. D TA1383AFG OUT 2005-09-05 ...
Page 45
... Decision algorithm of H/V frequency detection (detection range, detection times and so on) should be determined under consideration the factors such as signal strength, existence of ghost signal, APC stability, I transmission and so on via prototype TV set evaluation. 16 APC 19 Internal pulse (A) FREQ BUS READ 6 COUNTER TA1383 45 TA1383AFG 2 C BUS data 2005-09-05 ...
Page 46
... Package Dimensions Weight: 0.63 g (typ.) 46 TA1383AFG 2005-09-05 ...
Page 47
... TA1383AFG 2005-09-05 ...