PLL500-10 PhaseLink (PLL), PLL500-10 Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
PLL500-10
Manufacturer Part Number
PLL500-10
Description
, Low Phase Noise Vcxo ( 2.5MHz to 30MHz )
Manufacturer
PhaseLink (PLL)
Datasheet
1.PLL500-10.pdf
(5 pages)
2. AC Electrical Specifications
3. Voltage Control Crystal Oscillator
Note: Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.
4. Jitter and Phase Noise specification
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Input Crystal Frequency
Output Clock Rise/Fall Time
Output Clock Duty Cycle
Short Circuit Current
VCXO Stabilization Time *
VCXO Tuning Range
CLK output pullability
VCXO Tuning Characteristic
Pull range linearity
Power Supply Rejection
VIN pin input impedance
VIN modulation BW
RMS Period Jitter
(1 sigma – 1000 samples)
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
PARAMETERS
PARAMETERS
PARAMETERS
SYMBOL
SYMBOL
T
PWSRR
VCXOSTB
with capacitive decoupling
between VDD and GND.
30MHz @100Hz offset
30MHz @1kHz offset
30MHz @10kHz offset
30MHz @100kHz offset
30MHz @1MHz offset
CONDITIONS
0.8V ~ 2.0V with 10 pF load
0.3V ~ 3.0V with 15 pF load
Measured @ 1.4V
From power valid
F
XTAL C
0V
Frequency change with
Vdd varied +/- 10%
0V
XIN
Low Phase Noise VCXO (8MHz to 40MHz)
= 16 – 40MHz;
VIN
VIN
CONDITIONS
CONDITIONS
0
/C
1
3.3V
3.3V, -3dB
< 250
MIN.
MIN.
1000
300
45
MIN.
150
-1
TYP.
Preliminary
-110
-130
-138
-145
16
45
2.3
-80
TYP.
100
3.5
10
TYP.
MAX.
1.15
3.7
50
2.5
50
PLL500-10
MAX.
UNITS
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
MAX.
Rev 3/24/03 Page 3
40
55
4
1
ps
UNITS
UNITS
ppm/V
MHz
mA
ppm
ppm
ppm
kHz
ns
k
%
ms
%