PLL502-11 PhaseLink (PLL), PLL502-11 Datasheet
PLL502-11
Related parts for PLL502-11
PLL502-11 Summary of contents
Page 1
... PECL output, for 96MHz to 200MHz output range. It allows the control of the output frequency with an input voltage (VIN), using a low cost crystal. The chip provides a pullable output at a frequency This makes the PLL502-11 ideal for a wide XIN range of applications, including 155.52MHz for SONET. BLOCK DIAGRAM ...
Page 2
... I Frequency control voltage input pin. P GND Power connectors. P GND connector for output buffers. O True clock output pin. P +3.3V Power supply connector for output buffers. O Complementary clock output pin. SYMBOL PLL502-11 Preliminary Description MIN. MAX 0 0.5 V 0.5 ...
Page 3
... CONDITIONS From power valid T VCXOSTB 25MHz; XIN XTAL C /C < 250 VCON 3.3V 0V VCON 3.3V, -3dB CONDITIONS I PECL Vdd – 1.3V (PECL) PLL502-11 Preliminary MIN. TYP. MAX. UNITS 12 25 MHz 9.5 250 30 MIN. TYP. MAX. UNITS 10 380 ppm ppm 190 5 10 115 ppm/V ...
Page 4
... VDD and GND. With capacitive decoupling between VDD and GND. Over 10,000 cycles. Integrated 12 kHz to 20 MHz 155MHz @10Hz offset 155MHz @100Hz offset 155MHz @1kHz offset 155MHz @10kHz offset 155MHz @100kHz offset PLL502-11 Preliminary MIN. TYP. MAX. UNITS 9 TBM 3 4 -60 ...
Page 5
... V OL SYMBOL CONDITIONS @20/80% - PECL t r @80/20% - PECL t f PECL Output Skew VDD OUT 2.0V 50% OUT PECL Transistion Time Waveform DUTY CYCLE PLL502-11 Preliminary MIN. MAX. V – 1.025 DD V – 1.620 DD MIN. TYP. MAX. 0.6 1.5 0.5 1.5 t SKEW Rev 7/15/02 Page 5 UNITS V V UNITS ...
Page 6
... Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 TSSOP Min. Max. - 1.20 0.05 0.15 0.19 0.30 0.09 0.20 4.90 5.10 4.30 4.50 6.40 BSC 0.45 0.75 A1 0.65 BSC e 47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991 PART NUMBER PLL502- PLL502-11 Preliminary REVISION CODE (when applicable) TEMPERATURATURE C=COMMERCIAL M=MILITARY I=INDUSTRAL PACKAGE TYPE S=SOIC, O=TSSOP Rev 7/15/02 Page 6 ...