XE3005 ETC, XE3005 Datasheet - Page 11

no-image

XE3005

Manufacturer Part Number
XE3005
Description
(XE3005 / XE3006) Low-Power Audio CODEC
Manufacturer
ETC
Datasheet
2.2 Power-Down Functions
2.2.1
Register I allows for the selective power down of the ADC signal channel or the DAC signal channel through SPI
control. The wake-up time, after powering down the device is typically 200µs. The maximum standby current is
96µA, depending highly upon the Master clock (MCLK), see 5.3.5.2 Low Power Modes.
2.2.2
The device has no power-down pin. However, by holding down (0 V) the NRESET pin (resetting the device) as
well as the pins MCLK, BCLK and FSYNC, the power consumption will reach the standby current of typically
16µA. Use the standard procedure for power up (see start-up and initialization procedure) after a hardware power
down and apply your registers setup procedure.
11
Figure 11 shows the block diagram of the CODEC reset.
Software Power-Down
Hardware Power-Down
Figure 11: Codec reset circuitry
reset to analog and
digital circuitry of codec
Power
On
Reset
XE3005/6
delay
counter
delay
MCLK
low drive
buffer
NRESET
Data Sheet
XE3005/XE3006
D0212-116

Related parts for XE3005