CY7C135 CYPRESS [Cypress Semiconductor], CY7C135 Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
CY7C135
Manufacturer Part Number
CY7C135
Description
4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CY7C135.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C135-15JXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C135-25JC
Manufacturer:
CYPRESS
Quantity:
8 831
Company:
Part Number:
CY7C135-25JXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C135-25JXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Company:
Part Number:
CY7C135-25JXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C135-35JC
Manufacturer:
CYPRESS
Quantity:
13 888
Company:
Part Number:
CY7C1350-100AC
Manufacturer:
SHARP
Quantity:
6 265
Company:
Part Number:
CY7C1350B-100AC
Manufacturer:
MARVELL
Quantity:
2 000
Company:
Part Number:
CY7C1350G-133AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Switching Characteristics
Document #: 38-06038 Rev. *B
READ CYCLE
t
t
t
t
t
t
t
t
t
t
t
WRITE CYCLE
t
t
t
t
t
t
t
t
t
t
t
t
SEMAPHORE TIMING
t
t
t
Notes:
10. Test conditions used are Load 3.
12. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.
13. Semaphore timing applies only to CY7C1342.
11. This parameter is guaranteed but not tested.
Parameter
RC
AA
OHA
ACE
DOE
LZOE
HZOE
LZCE
HZCE
PU
PD
WC
SCE
AW
HA
SA
PWE
SD
HD
HZWE
LZWE
WDD
DDD
SOP
SWRD
SPS
7.
8.
9.
[11]
[11]
See the last page of this specification for Group A subgroup testing information.
Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
At any given temperature and voltage condition for any given device, t
[12]
[12]
OL
[9,10,11]
[9,10,11]
[9,10,11]
[9,10,11]
[10,11]
[10,11]
/I
OH
and 30-pF load capacitance.
Read Cycle Time
Address to Data Valid
Output Hold From
Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE Low to Low Z
OE HIGH to High Z
CE LOW to Low Z
CE HIGH to High Z
CE LOW to Power Up
CE HIGH to Power Down
Write Cycle Time
CE LOW to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
Write Pulse Width
Data Set-Up to Write End
Data Hold from Write End
R/W LOW to High Z
R/W HIGH to Low Z
Write Pulse to Data Delay
Write Data Valid to Read
Data Valid
SEM Flag Update Pulse
(OE or SEM)
SEM Flag Write to Read Time
SEM Flag Contention Window
[13]
Description
Over the Operating Range
7C1342–15
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
7C135–15
15
15
12
12
12
10
10
3
3
3
0
2
0
0
3
5
5
15
15
10
10
10
15
10
30
25
[7, 8]
HZCE
7C1342–20
is less than t
7C135–20
20
20
15
15
15
13
10
3
3
3
0
2
0
0
3
5
5
20
20
13
13
13
20
13
40
30
LZCE
and t
7C1342–25
7C135–25
25
25
20
20
20
15
10
3
3
3
0
2
0
0
3
5
5
HZOE
is less than t
25
25
15
15
15
25
15
50
30
7C1342–35
LZOE
7C135–35
35
35
30
30
25
15
15
3
3
3
0
2
0
0
3
5
5
.
35
35
20
20
20
35
20
60
35
7C1342–55
7C135–55
CY7C1342
55
55
50
50
50
25
15
3
3
3
0
2
0
0
3
5
5
CY7C135
Page 5 of 12
55
55
25
25
25
55
25
70
40
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns