CY7C1360C CYPRESS [Cypress Semiconductor], CY7C1360C Datasheet - Page 21

no-image

CY7C1360C

Manufacturer Part Number
CY7C1360C
Description
9-Mbit (256K x 36/512K x 18) Pipelined SRAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C1360C-166AJXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1360C-166AJXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1360C-166AXC
Manufacturer:
PLX
Quantity:
13
Part Number:
CY7C1360C-166AXC
Manufacturer:
CY42
Quantity:
379
Part Number:
CY7C1360C-166AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1360C-166AXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C1360C-166AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1360C-166AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1360C-200AJXC
Manufacturer:
CYPRESS
Quantity:
11
Company:
Part Number:
CY7C1360C-200AJXC
Quantity:
288
Part Number:
CY7C1360C-200AXC
Manufacturer:
Cypress Semiconductor
Quantity:
135
Part Number:
CY7C1360C-200AXC
Manufacturer:
S
Quantity:
162
Document #: 38-05540 Rev. *C
Switching Characteristics
t
t
t
t
t
Set-up Times
t
t
t
t
t
t
Hold Times
t
t
t
t
t
t
Shaded areas contain advance information.
Notes:
19. This part has a voltage regulator internally; t
20. t
21. At any given voltage and temperature, t
22. This parameter is sampled and not 100% tested.
CLZ
CHZ
OEV
OELZ
OEHZ
AS
ADS
ADVS
WES
DS
CES
AH
ADH
ADVH
WEH
DH
CEH
Parameter
can be initiated.
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions.
CHZ
, t
CLZ
,t
OELZ
, and t
Clock to Low-Z
Clock to High-Z
OE LOW to Output Valid
OE LOW to Output Low-Z
OE HIGH to Output High-Z
Address Set-up before CLK Rise
ADSC, ADSP Set-up before CLK Rise
ADV Set-up before CLK Rise
GW, BWE, BW
Data Input Set-up before CLK Rise
Chip Enable Set-Up before CLK Rise
Address Hold after CLK Rise
ADSP, ADSC Hold after CLK Rise
ADV Hold after CLK Rise
GW, BWE, BW
Data Input Hold after CLK Rise
Chip Enable Hold after CLK Rise
OEHZ
are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
[20, 21, 22]
X
X
Description
[20, 21, 22]
Set-up before CLK Rise
Hold after CLK Rise
OEHZ
Over the Operating Range (continued)
POWER
is less than t
[20, 21, 22]
is the time that the power needs to be supplied above V
[20, 21, 22]
OELZ
PRELIMINARY
and t
CHZ
is less than t
Min.
1.25
1.25
1.4
1.4
1.4
1.4
1.4
1.4
0.4
0.4
0.4
0.4
0.4
0.4
0
250 MHz
CLZ
to eliminate bus contention between SRAMs when sharing the same
[17, 18]
Max
2.8
2.8
2.8
Min.
1.25
1.25
1.5
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
DD
0
200 MHz
(minimum) initially before a Read or Write operation
Max
3.0
3.0
3.0
Min.
1.25
1.25
1.5
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
0
166 MHz
CY7C1360C
CY7C1362C
Max
Page 21 of 31
3.5
3.5
3.5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CY7C1360C