SI5338 SILABS [Silicon Laboratories], SI5338 Datasheet - Page 7

no-image

SI5338

Manufacturer Part Number
SI5338
Description
I2C-PROGRAMMABLE ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR
Manufacturer
SILABS [Silicon Laboratories]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5338/56-PROG-EVB
Manufacturer:
Silicon Laboratories Inc
Quantity:
135
Part Number:
SI5338A-A-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5338B-A-GM
Manufacturer:
Silicon Labs
Quantity:
135
Part Number:
SI5338B-B02251-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5338C-A-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5338C-B-GM
Manufacturer:
RFMD
Quantity:
5 000
Part Number:
SI5338C-B-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
SI5338C-B-GM
Quantity:
4 900
Part Number:
SI5338C-B-GMR
0
Company:
Part Number:
SI5338C-B00100-GMR
Quantity:
1 916
Part Number:
SI5338C-B01247-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5338K-A-GM
Manufacturer:
Silicon Labs
Quantity:
135
Part Number:
SI5338P-B-GM
Manufacturer:
REALTEK
Quantity:
1 000
Table 5. Performance Characteristics (Continued)
(V
Table 6. Input and Output Clock Characteristics
(V
Parameter
Phase Increment/Decrement
Update Time
Frequency Increment/
Decrement Step Size
Frequency Increment/
Decrement Range
Frequency Increment/
Decrement Update Time
Frequency Increment/
Decrement Update Time
Spread Spectrum PP
Frequency Deviation
Spread Spectrum Modulation
Rate
Notes:
Parameter
Input Clock (AC Coupled Differential Input Clocks on Pins IN1/2, IN5/6)
Frequency
Differential Voltage
Swing
Rise/Fall Time
Duty Cycle
Notes:
DD
DD
1. Outputs at integer-related frequencies and using the same driver format. See "3.9.3. Initial Phase Offset" on page 24.
2. The maximum step size is only limited by the register lengths; however, the MultiSynth output frequency must be kept
3. Update rate via I
4. Default value is 0.5% down spread.
5. Default value is ~31.5 kHz.
1. For best jitter performance, keep the input slew rate on pins 1,2,5,6 faster than 0.3 V/ns
2. Not in PLL bypass mode.
3. For best jitter performance, keep the input single ended slew rate on pins 3 or 4 faster than 1 V/ns
4. Only two unique frequencies above 350 MHz can be simultaneously output, Fvco/4 and Fvco/6.
5. Includes effect of internal series 22  resistor.
= 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, T
= 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, T
between 5 MHz and Fvco/8.
1
2
C is also limited by the time it takes to perform a write operation.
Symbol
t
V
DC
R
f
IN
PP
/t
F
P
Symbol
f
f
f
SS
SS
UPDATE
UPDATE
UPDATE
RANGE
f
STEP
DEV
DEV
Test Condition
710 MHz input
20%–80%
< 1 ns tr/tf
MultiSynth Output < ~Fvco/8
MultiSynth Output < ~Fvco/8
MultiSynth output frequency
MultiSynth output frequency
MultiSynth output <18 MHz
MultiSynth output >18 MHz
MultiSynth output <18 MHz
Number of periods of
Number of periods of
R divider not used
R divider not used
A
A
Test Condition
Rev. 0.6
= –40 to 85 °C)
= –40 to 85 °C)
Pin control
Pin control
Pin control
2,3
2,3
2,3
Min
0.4
40
5
Min
667
0.1
30
1
Typ
Typ
12
12
Note
350
Max
See
5.0
63
Max
710
2.4
1.0
60
Si5338
5
4
2
2
Periods
Periods
Unit
ppm
MHz
kHz
ns
%
Units
MHz
V
ns
%
PP
7

Related parts for SI5338